ZLP12840 datasheet(36/58 Pages) ZILOG

36 / 58 page

PS024406-0106

P R E L I M I N A R Y

Port 3 Mode Register

ZLP12840 OTP MCU

Product Specification

Port 3 Mode Register

The Port 3 Mode Register is used primarily to configure the functionality of the Port 3

inputs. When bit 2 is set, the IR Learning Amplifier is used instead of the COMP1 com-

parator, regardless of the value of bit 1. See Table 14.

This register is not reset after a stop-mode recovery.

Table 14. Port 3 Mode Register (P3M)

Bit

Field

Reserved

IR Learning

Amplifier

Digital/Analog

Mode

Port 2 Open-

Drain

Reset

R/W

Address

Bank Independent: F7h; Linear 0F7h

Bit

Position

R/W

Value Description

[7:3]

ReservedWrites have no effect. Reads return 11111b.

[2]

IR Learning Amplifier disabled.

IR Learning Amplifier enabled with P31 configured as amplifier input.

[1]

Digital/Analog Mode

P30, P31, P32, P33 are digital inputs.

P30, P32, and P33 are comparator inputs. If P3M[2]=0, P31 is also a

comparator input. If P3M[2]=1, P31 is the IR amplifier input.

[0]

Port 2 open-drain.

Port 2 push/pull.

Note:

ZLP12840 数据表(PDF) 36 Page - Zilog, Inc.

ZLP12840 数据表(HTML) 36 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载