数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ZLP12840 数据表(PDF) 44 Page - Zilog, Inc.

部件名 ZLP12840
功能描述  Crimzon-TM Infrared Microcontrollers ZLP12840 OTP MCU with Learning Amplification
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZLP12840 数据表(HTML) 44 Page - Zilog, Inc.

Back Button ZLP12840 Datasheet HTML 40Page - Zilog, Inc. ZLP12840 Datasheet HTML 41Page - Zilog, Inc. ZLP12840 Datasheet HTML 42Page - Zilog, Inc. ZLP12840 Datasheet HTML 43Page - Zilog, Inc. ZLP12840 Datasheet HTML 44Page - Zilog, Inc. ZLP12840 Datasheet HTML 45Page - Zilog, Inc. ZLP12840 Datasheet HTML 46Page - Zilog, Inc. ZLP12840 Datasheet HTML 47Page - Zilog, Inc. ZLP12840 Datasheet HTML 48Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 58 page
background image
PS024406-0106
P R E L I M I N A R Y
Register File
ZLP12840 OTP MCU
Product Specification
33
Register Pointer Example
Îîëí ÎÐ ã ðð¸
Îð ã ᮬ ð
Îï ã ᮬ ï
Îî ã ᮬ î
Îí ã ᮬ í
But if:
Îîëí ÎÐ ã ðܸ
Îð ã ÝÌÎð
Îï ã ÝÌÎï
Îî ã ÝÌÎî
Îí ã ÝÌÎí
The counter/timers are mapped into ERF group D. Access is easily performed using the
following code segment.
ÔÜ ÎÐô ýðܸ
å Í»´»½¬ ÛÎÚ Ü º±® ¿½½»-- ¬± Þ¿²µ Ü
å ø©±®µ·²¹ ®»¹·-¬»® ¹®±«° ð÷
ÔÜ Îðôý¨¨
å ´±¿¼ ÝÌÎð
ÔÜ ïô ý¨¨
å ´±¿¼ ÝÌÎï
ÔÜ Îïô î
å ÝÌÎî
ÝÌÎï
ÔÜ ÎÐô ýéܸ
å Í»´»½¬ Û¨°¿²¼»¼ λ¹·-¬»® Þ¿²µ Ü ¿²¼ ©±®µ·²¹
å ®»¹·-¬»® ¹®±«° é ±º Þ¿²µ 𠺱® ¿½½»--ò
ÔÜ éï¸ô î
å ÝÌÎî
®»¹·-¬»® éï¸
ÔÜ Îïô î
å ÝÌÎî
®»¹·-¬»® éï¸
Linear Memory Addressing
In addition to using the RP Register to designate a bank and working register group for 8-
bit or 4-bit addressing, programs can use 12-bit linear addressing to load a register in any
other bark to or from a register in the current bank. Linear addressing is implemented in
the LDX and LDXI instructions only. Linear addressing treats the register file as if all of
the registers are logically ordered end-to-end, as opposed to being grouped into banks and
working register groups, as shown in Figure 11 on page 35. For linear addressing, register
file addresses are numbered sequentially from Bank 0, register 00h to Bank 0, register
FFh, then continuing with Bank 1, register 00h, and so on up to Bank F, register FFh.
Using the LDX and/or the LDXI instructions, either the target or destination register loca-
tion can be addressed through a 12-bit linear address value stored in a general-purpose
register pair. For example, the following code uses linear addressing for the source of a
register transfer operation and uses a working register address for the target.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com