ZLP12840 datasheet(54/58 Pages) ZILOG

54 / 58 page

PS024406-0106

P R E L I M I N A R Y

UART

ZLP12840 OTP MCU

Product Specification

UART

The universal asynchronous receiver/transmitter (UART) is a full-duplex communication

channel capable of handling asynchronous data transfers. The two UARTs use a single

8-bit data mode with selectable parity. Features of the UARTs include:

8-bit asynchronous data transfer

Selectable even- and odd-parity generation and checking

One or two Stop bits

Separate transmit and receive interrupts

Framing, overrun, and break detection

Separate transmit and receive enables

8-bit Baud Rate Generator (BRG)

Baud Rate Generator timer mode

UART operational during HALT mode

Architecture

The UARTs consist of three primary functional blocks: transmitter, receiver, and Baud

Rate Generator. The UART transmitter and receiver function independently, but employ

the same baud rate and data format. Figure 13 illustrates the UART architecture.

Table 21. UART Control Registers

Address (Hex)

Reset

12-Bit

Bank 8-Bit

Mnemonic

Page #

0F1

All

UART Receive/Transmit Data Register

URDATA/

UTDATA

XXh

0F2

All

UART Status Register

UST

0000_0010b

0F3

All

UART Control Register

UCTL

00h

0F4

All

UART Baud Rate Generator Constant

BCNST

FFh

ZLP12840 数据表(PDF) 54 Page - Zilog, Inc.

ZLP12840 数据表(HTML) 54 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载