数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZLP12840 数据表(PDF) 55 Page - Zilog, Inc.

部件名 ZLP12840
功能描述  Crimzon-TM Infrared Microcontrollers ZLP12840 OTP MCU with Learning Amplification
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZLP12840 数据表(HTML) 55 Page - Zilog, Inc.

Back Button ZLP12840 Datasheet HTML 50Page - Zilog, Inc. ZLP12840 Datasheet HTML 51Page - Zilog, Inc. ZLP12840 Datasheet HTML 52Page - Zilog, Inc. ZLP12840 Datasheet HTML 53Page - Zilog, Inc. ZLP12840 Datasheet HTML 54Page - Zilog, Inc. ZLP12840 Datasheet HTML 55Page - Zilog, Inc. ZLP12840 Datasheet HTML 56Page - Zilog, Inc. ZLP12840 Datasheet HTML 57Page - Zilog, Inc. ZLP12840 Datasheet HTML 58Page - Zilog, Inc.  
Zoom Inzoom in Zoom Outzoom out
 55 / 58 page
background image
PS024406-0106
P R E L I M I N A R Y
Operation
ZLP12840 OTP MCU
Product Specification
44
Operation
The UART channel can be used to communicate with a master microprocessor or as a
slave microprocessor, both of which exhibit transmit and receive functionality. A user can
either operate the UART channel by polling the UART Status register or via interrupts.
The UART remains active during HALT mode. If neither the transmitter nor the receiver is
enabled, the UART baud rate generator can be used as an additional timer. The UART
contains a noise filter for the receiver that can be enabled by the user.
Data Format
The UART always transmits and receives data in an 8-bit data format, with the least-sig-
nificant bit occurring first. An even or odd parity bit can be optionally added to the data
stream. Each character begins with an active Low Start bit and ends with either 1 or 2
active High Stop bits. Figures 14 and 15 illustrate the asynchronous data format employed
by the UARTs without parity and with parity, respectively.
Figure 13. UART Block Diagram
Receive Shifter
Parity Generator
Status Register
Transmitter Control
Transmit Shift
Register
Receive Data
Register
Transmit Data
Register
Baud Rate
Generator
Control Registers
RxD
System Bus
TxD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com