| 数据搜索系统,热门电子元器件搜索 |
|
ADIN1110CCPZ-R7 数据表(PDF) 40 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110CCPZ-R7 数据表(HTML) 40 Page - Analog Devices |
|
40 / 104 page ![]() Data Sheet ADIN1110 MAC SPI analog.com Rev. 0 | 40 of 104 4. Poll MDIOACC2.TRDONE = 0x1 to verify that all operations are completed. MDIO_DATA reflects the content of register ABC. Example of four consecutive writes. It is possible to write a com- mand to all 8 register before checking any. 1. Write MDIOACC0 with MDIO_DATA = the address of register ABC and TRDONE = 0x0. 2. Write MDIOACC1 with the write data for register ABC, MDIO_OP = 0x1, and TRDONE = 0x0. 3. Write MDIOACC2 with MDIO_DATA = the address of register DEF and TRDONE = 0x0. 4. Write MDIOACC3 with the write data for register DEF, MDIO_OP = 0x1, and TRDONE = 0x0. 5. Write MDIOACC4 with MDIO_DATA = the address of register GHJ and TRDONE = 0x0. 6. Write MDIOACC5 with the write data for register GHJ, MDIO_OP = 0x1, and TRDONE = 0x0. 7. Write MDIOACC6 with MDIO_DATA = the address of Register XYZ and TRDONE = 0x0. 8. Write MDIOACC7 with the write data for Register XYZ, MDIO_OP = 0x1, and TRDONE = 0x0. 9. Host polls MDIOACC7. TRDONE = 0x1 to verify that all write data operations are complete. Example burst read starting from Register XYZ: 1. Write MDIOACC0 with MDIO_DATA = the address of the Regis- ter XYZ, MDIO_OP = 0x0(ADDR), and TRDONE = 0x0 2. Write MDIOACC1 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 3. Write MDIOACC2 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 4. Write MDIOACC3 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 5. Write MDIOACC4 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 6. Write MDIOACC5 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 7. Write MDIOACC6 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 8. Write MDIOACC7 with MDIO_OP = 0x2(INC_RD) and TRDONE = 0x0. 9. Poll MDIOACC7. TRDONE = 1 to verify that all read data operations are complete. 10. Read MDIOACC1. MDIO_DATA, reflects the content of Register XYZ. 11. Read MDIOACC2. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 1. 12. Read MDIOACC3. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 2. 13. Read MDIOACC4. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 3. 14. Read MDIOACC5. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 4. 15. Read MDIOACC6. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 5. 16. Read MDIOACC7. MDIO_DATA, reflects the content of register at address XYZ. ADDR + 6. Example of Clause 22 write of Register XYZ: 1. Write MDIOACC0 with MDIO_DATA = write data, MDIO_DEV_AD = the address of the Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x1(WR), MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0. 2. Poll MDIOACC0. TRDONE= 0x1 to determine that the write data operation is complete. Example of Clause 22 read of Register XYZ: 1. Write MDIOACC0 with MDIO_DEV_AD = the address of the Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x3(RD), MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0. 2. Poll MDIOACC0. TRDONE = 0x1 to determine that the read operation is complete. MDIO_DATA reflects the contents of MDIO Register XYZ. Example of Clause 22 write and read back of Register XYZ: 1. Write MDIOACC0 with MDIO_DATA = write data, MDIO_DEV_AD = the address of the Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x1(WR), MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0. 2. Write MDIOACC1 with MDIO_DEV_AD = the address of the Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x3(RD), MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0. 3. Poll MDIOACC1. TRDONE = 0x1 to determine that the read operation is complete. MDIO_DATA reflects the contents of MDIO Register XYZ. MDIO PHY Address Determination The MDIO PHY address for the ADIN1110 PHY is 0x1. PHY Registers Contents The PHY registers provide access to control and status information in the management registers. The registers of the PHY Clause 45 register map are made up of four device address groupings (see Table 33) based on the MDIO manageable device (MMD). Within each device address space, IEEE standard registers are located in register addresses between 0x0000 and 0x7FFF, and vendor specific registers are located in register addresses from 0x8000 to 0xFFFF. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |