 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1110CCPZ-R7 数据表(PDF) 97 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110CCPZ-R7 数据表(HTML) 97 Page - Analog Devices |
|
|
97 / 104 page  Data Sheet ADIN1110 REGISTERS analog.com Rev. 0 | 97 of 104 Frame Checker Transmit Select Register Device Address: 0x1F; Register Address: 0x8005, Reset: 0x0000, Name: FC_TX_SEL This register is used to select the transmit side or receive side for frames to be checked. If set, frames received from the MAC interface to be transmitted are checked. The frame checker can be used to verify that correct data is received over the MAC interface and is also useful if remote loopback is enabled (see the MAC_IF_REM_LB_EN bit in the MAC_IF_LOOPBACK register) because it can be used to check the received data after it is looped back at the MAC interface. Table 194. Bit Descriptions for FC_TX_SEL Bits Bit Name Description Reset Access [15:1] RESERVED Reserved. 0x0 R 0 FC_TX_SEL Frame Checker Transmit Select. When set, this bit indicates that the frame checker must check frames received to be transmitted by the PHY. 0x0 R/W 1: check frames from the MAC interface to be transmitted by the PHY. 0: check frames received by the PHY from the remote end. Receive Error Count Register Device Address: 0x1F; Register Address: 0x8008, Reset: 0x0000, Name: RX_ERR_CNT The receive error counter register is used to access the receive error counter associated with the frame checker in the PHY. Table 195. Bit Descriptions for RX_ERR_CNT Bits Bit Name Description Reset Access [15:0] RX_ERR_CNT Receive Error Count. This is the receive error counter associated with the frame checker in the PHY. Note that this bit is self clearing upon reading. 0x0 R SC Frame Checker Count High Register Device Address: 0x1F; Register Address: 0x8009, Reset: 0x0000, Name: FC_FRM_CNT_H This register is a latched copy of Bits[31:16] of the 32-bit of the receive frame counter register. When the receive error counter (RX_ERR_CNT) is read, the receive frame counter register is latched so that the error count and the receive frame count are synchronized. Table 196. Bit Descriptions for FC_FRM_CNT_H Bits Bit Name Description Reset Access [15:0] FC_FRM_CNT_H Bits[31:16] of Latched Copy of the Number of Received Frames. 0x0 R Frame Checker Count Low Register Device Address: 0x1F; Register Address: 0x800A, Reset: 0x0000, Name: FC_FRM_CNT_L This register is a latched copy of Bits[15:0] of the 32-bit receive frame counter register. When the receive error counter (RX_ERR_CNT) is read, the receive frame counter register is latched so that the error count and receive frame count are synchronized. Table 197. Bit Descriptions for FC_FRM_CNT_L Bits Bit Name Description Reset Access [15:0] FC_FRM_CNT_L Bits[15:0] of Latched Copy of the Number of Received Frames. 0x0 R Frame Checker Length Error Count Register Device Address: 0x1F; Register Address: 0x800B, Reset: 0x0000, Name: FC_LEN_ERR_CNT |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
