数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP5056ACCZ-R7 数据表(PDF) 30 Page - Analog Devices

部件名 ADP5056ACCZ-R7
功能描述  Triple Buck Regulator Integrated Power Solution
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5056ACCZ-R7 数据表(HTML) 30 Page - Analog Devices

Back Button ADP5056ACCZ-R7 Datasheet HTML 23Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 24Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 25Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 26Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 27Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 28Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 29Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 30Page - Analog Devices ADP5056ACCZ-R7 Datasheet HTML 31Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 30 / 31 page
background image
ADP5056
Data Sheet
Rev. 0 | Page 30 of 31
CIRCUIT BOARD LAYOUT RECOMMENDATIONS
Optimal circuit board layout is essential to obtain the best
performance from the ADP5056 (see Figure 50). Poor layout
can affect the regulation and stability of the device, as well as
the EMI and electromagnetic compatibility (EMC) performance.
Refer to the following guidelines for an optimal PCB layout:
Place the input capacitor, inductor, output capacitor, and
bootstrap capacitor near to the IC.
Use short, thick traces to connect the input capacitors to
the PVINx pins, and use dedicated power ground to connect
the input and output capacitor grounds to minimize the
connection length.
Use several high current vias, if required, to connect PVINx
and PGND to other power planes.
Use short, thick traces to connect the inductors to the SWx
pins and the output capacitors.
Ensure that the high current loop traces are as short and
wide as possible.
Maximize the amount of ground metal connecting Pin 35,
Pin 36, and Pin 37, and use as many vias as possible on the
component side to improve thermal dissipation.
Use a ground plane with several vias connecting to the
component side ground to further reduce noise interference
on sensitive circuit nodes.
Place the decoupling capacitors near to the VREG pin and
VBIAS pin.
Place the frequency setting resistor near to the RT pin.
Place the feedback resistor divider near to the FBx pin. In
addition, keep the FBx traces away from the high current
traces and the switch node to avoid noise pickup.
Use size 0402 or 0603 resistors and capacitors to achieve
the smallest possible footprint solution on boards where
space is limited.
For recommended PCB assembly and manufacturing
procedures, visit the μModule® design and manufacturing
resources page.
Figure 50. Typical PCB Layout for the ADP5056



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com