| 数据搜索系统,热门电子元器件搜索 |
|
EDB8164B4PR-1DATF-R 数据表(PDF) 93 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
EDB8164B4PR-1DATF-R 数据表(HTML) 93 Page - Micron Technology |
|
93 / 152 page ![]() To exit DPD, CKE must be HIGH, tISCKE must be complete, and the clock must be sta- ble. To resume operation, the device must be fully reinitialized using the power-up initi- alization sequence. Figure 68: Deep Power-Down Entry and Exit Timing RESET NOP Enter DPD NOP Enter DPD mode Input clock frequency can be changed or the input clock can be stopped during DPD. NOP CK_c CKE CS_n CMD tDPD tINIT31, 2 tIHCKE tISCKE tRP tISCKE Exit DPD mode Don’t Care 2 tCK (MIN) Exit DPD CK_t Notes: 1. The initialization sequence can start at any time after Tx + 1. 2. tINIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see Mode Register Definition. Input Clock Frequency Changes and Stop Events Input Clock Frequency Changes and Clock Stop with CKE LOW During CKE LOW, the mobile LPDDR2 device supports input clock frequency changes and clock stop under the following conditions: • Refresh requirements are met • Only REFab or REFpb commands can be in process • Any ACTIVATE or PRECHARGE commands have completed prior to changing the fre- quency • Related timing conditions,tRCD and tRP, have been met prior to changing the fre- quency • The initial clock frequency must be maintained for a minimum of two clock cycles af- ter CKE goes LOW • The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle. After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjust- ment to meet minimum timing requirements at the target clock frequency. For clock stop, CK_t is held LOW and CK_c is held HIGH. 216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Input Clock Frequency Changes and Stop Events 09005aef85eb530a 216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN 93 Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |