| 数据搜索系统,热门电子元器件搜索 |
|
EDB8164B4PR-1DATF-R 数据表(PDF) 37 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
EDB8164B4PR-1DATF-R 数据表(HTML) 37 Page - Micron Technology |
|
37 / 152 page ![]() Table 24: MR4 Op-Code Bit Definitions Notes 1–8 apply to all parameters and conditions Feature Type OP Definition SDRAM refresh rate Read-only OP[2:0] 000b: SDRAM low temperature operating limit exceeded 001b: 4 × tREFI, 4 × tREFIpb, 4 × tREFW 010b: 2 × tREFI, 2 × tREFIpb, 2 × tREFW 011b: 1 × tREFI, 1 × tREFIpb, 1 × tREFW ( ≤85˚C) 100b: Reserved 101b: 0.25 × tREFI, 0.25 × tREFIpb, 0.25 × tREFW, do not derate SDRAM AC timing 110b: 0.25 × tREFI, 0.25 × tREFIpb, 0.25 × tREFW, derate SDRAM AC timing 111b: SDRAM high temperature operating limit exceeded Temperature up- date flag (TUF) Read-only OP7 0b: OP[2:0] value has not changed since last read of MR4 1b: OP[2:0] value has changed since last read of MR4 Notes: 1. A MODE REGISTER READ from MR4 will reset OP7 to 0. 2. OP7 is reset to 0 at power-up. 3. If OP2 = 1, the device temperature is greater than 85˚C. 4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read. 5. The device might not operate properly when OP[2:0] = 000b or 111b. 6. For specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table. 7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing param- eters: tRCD, tRC, tRAS, tRP, and tRRD. The tDQSCK parameter must be derated as speci- fied in AC Timing. Prevailing clock frequency specifications and related setup and hold timings remain unchanged. 8. The recommended frequency for reading MR4 is provided in Temperature Sensor. Table 25: MR5 Basic Configuration 1 (MA[7:0] = 05h) OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0 LPDDR2 Manufacturer ID Table 26: MR5 Op-Code Bit Definitions Feature Type OP Definition Manufacturer ID Read-only OP[7:0] 00000011b All others: Reserved 216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Mode Register Definition 09005aef85eb530a 216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN 37 Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |