STM32WLE4JC datasheet(44/146 Pages) STMICROELECTRONICS

44 / 146 page

Functional overview

STM32WLE5/E4xx

44/146

DS13105 Rev 9

TIM16 and TIM17 main features:

•

general-purpose timers with mid-range features

•

16-bit auto-reload upcounters and 16-bit prescalers

•

1 channel and 1 complementary channel

•

channels that can all be used for input capture/output compare, PWM or one-pulse

mode output

•

counter that can be frozen in debug mode

•

independent DMA request generation

3.25.3

Low-power timers (LPTIM1, LPTIM2 and LPTIM3)

These low-power timers have an independent clock and run in Stop mode if they are

clocked by LSE, LSI, or by an external clock. They are able to wake up the system from

Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 and LPTIM3 are active in Stop 0 and Stop 1 modes.

LPTIM1/2/3 main features:

•

16-bit up counter with 16-bit autoreload register

•

16-bit compare register

•

configurable output: pulse, PWM

•

continuous/one-shot mode

•

selectable software/hardware input trigger

•

selectable clock source

•

internal clock sources: LSE, either LSI, HSI16 or APB clock

•

external clock source over LPTIM input (works even with no internal clock source

running, used by pulse counter application)

•

programmable digital glitch filter

•

encoder mode (LPTIM1 only)

3.25.4

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and a 8-bit prescaler. The

IWDG is clocked from an independent 32 kHz internal RC (LSI). As the IWDG operates

independently from the main clock, it can operate in Stop and Standby modes.

The IWDG can be used either as a watchdog to reset the device when a problem occurs, or

as a free running timer for application timeout management. The IWDG is hardware or

software configurable through the option bytes. The counter can be frozen in debug mode.

3.25.5

System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. The

WWDG can be used as a watchdog to reset the device when a problem occurs.

The WWDG is clocked from the main clock and has an early warning interrupt capability.

The counter can be frozen in debug mode.

STM32WLE4JC 数据表(PDF) 44 Page - STMicroelectronics

STM32WLE4JC 数据表(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载