STM32WLE4JC datasheet(35/146 Pages) STMICROELECTRONICS

35 / 146 page

DS13105 Rev 9

35/146

STM32WLE5/E4xx

Functional overview

3.12

Reset and clock controller (RCC)

The following different clock sources can be used to drive the system clock (SYSCLK):

•

HSI16 (high-speed internal) 16 MHz RC oscillator clock

•

MSI (multi-speed internal) RC oscillator clock from 100 kHz to 48 MHz

•

HSE32 (high-speed external) 32 MHz oscillator clock, with trimming capacitors.

•

PLL clock

The MSI is used as system clock source after startup from reset, configured at 4 MHz.

The devices have the following additional clock sources:

•

LSI: 32 kHz low-speed internal RC that may drive the independent watchdog and

optionally the RTC used for auto-wakeup from Stop and Standby modes.

•

LSE: 32.768 kHz low-speed external crystal that optionally drives the RTC used for

auto-wakeup from Stop, Standby and Shutdown modes, or the real-time clock

(RTCCLK).

Each clock source can be switched on or off independently when it is not used, to optimize

power consumption.

Several prescalers can be used to configure the AHB frequencies (HCLK3/PCLK3, HCLK1),

the high-speed APB2 (PCLK2) and the low-speed APB1 (PCLK1) domains. The maximum

frequency of the AHB (HCLK3, HCLK1), the PCLK1 and the PCLK2 domains is 48 MHz.

Most peripheral clocks are derived from their bus clock (HCLK, PCLK) except the following:

•

The clock used for true RNG, is derived (selected by software) from one of the following

sources:

–

PLL VCO (PLLQCLK) (only available in Run mode)

–

MSI (only available in Run mode)

–

LSI clock

–

LSE clock

•

The ADC clock is derived (selected by software) from one of the following sources:

–

system clock (SYSCLK) (only available in Run mode)

–

HSI16 clock (only available in Run mode)

–

PLL VCO (PLLPCLK) (only available in Run mode)

•

The DAC uses the LSI clock in sample and hold mode

•

The (LP)U(S)ARTs clocks are derived (selected by software) from one of the following

sources:

–

system clock (SYSCLK) (only available in Run mode)

–

HSI16 clock (available in Run and Stop modes)

–

LSE clock (available in Run and Stop modes)

–

APB clock (PCLK depending on which APB the U(S)ART is mapped) (available in

CRun and CSleep when also enabled in (LP)U(S)ARTxSMEN)

The wakeup from Stop mode is supported only when the clock is HSI16 or LSE.

STM32WLE4JC 数据表(PDF) 35 Page - STMicroelectronics

STM32WLE4JC 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载