STM32WLE4JC datasheet(26/146 Pages) STMICROELECTRONICS

26 / 146 page

Functional overview

STM32WLE5/E4xx

26/146

DS13105 Rev 9

The LDO or SMPS step-down converter operating mode can be configured by one of the

following:

•

by the MCU using the SMPSEN setting in PWR control register 5 (PWR_CR5), that

depends upon the MCU system operating mode (Run, Stop, Standby or Shutdown).

•

by the sub-GHz radio using SetRegulatorMode() command and the sub-GHz radio

operating mode (Sleep, Calibrate, Standby, Standby with HSE32 or Active).

After any POR and NRST reset, the LDO mode is selected. The SMPS selection has priority

over LDO selection.

While the sub-GHz radio is in Standby with HSE32 or in Active mode, the supply mode is

not altered until the sub-GHz radio enters Standby or Sleep mode. The sub-GHz radio

activity may add a delay for entering the MCU software requested supply mode.

The LDO or SMPS supply mode can be checked with the SMPSRDY flag in power status

Note:

When the radio is active, the supply mode is not changed until after the radio activity is

finished.

During Stop 1, Stop 2 and Standby modes, when the sub-GHz radio is not active, the LDO

or SMPS step-down converter is switched off. When exiting low-power modes (except

Shutdown), the SMPS step-down converter is set by hardware to the mode selected by the

SMPSEN bit in PWR control register 5 (PWR_CR5). SMPSEN is retained in Stop and

Standby modes.

Independently from the MCU software selected supply operating mode, the sub-GHz radio

allows the supply mode selection while the sub-GHz radio is active (thanks to the sub-GHz

radio SetRegulatorMode()command).

The maximum load current delivered by the SMPS can be selected by the sub- GHz radio

SUBGHZ_SMPSC2R register.

The inrush current of the LDO and SMPS step-down converter can be controlled via the

sub- GHz radio SUBGHZ_PCR register. This information is retained in all but the sub-GHz

radio Deep-sleep mode.

The SMPS needs a clock to be functional. If for any reason this clock stops, the device may

be destroyed. To avoid this situation, a clock detection is used to, in case of a clock failure,

switch off the SMPS and enable the LDO. The SMPS clock detection is enabled by the

sub-GHz radio SUBGHZ_SMPSC0R.CLKDE. By default, the SMPS clock detection is

disabled and must be enabled before enabling the SMPS.

Danger:

Before enabling the SMPS, the SMPS clock detection must be

enabled in the sub-GHz radio SUBGHZ_SMPSC0R.CLKDE.

3.9.2

Power supply supervisor

The devices integrate a power-on reset/power-down reset, coupled with a Brownout reset

(BOR) circuitry.

BOR0 level cannot be disabled. Other BOR levels can be enabled by user option. When

enabled, BOR is active in all power modes except in Shutdown

STM32WLE4JC 数据表(PDF) 26 Page - STMicroelectronics

STM32WLE4JC 数据表(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载