 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32WLE4JC 数据表(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WLE4JC 数据表(HTML) 37 Page - STMicroelectronics |
|
|
37 / 146 page  DS13105 Rev 9 37/146 STM32WLE5/E4xx Functional overview 48 Figure 8. Clock tree 1. For full details about the internal and external clock source characteristics, refer to the electrical characteristics section in the device datasheet. 2. The ADC clock can additionally be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is 1, the AHB prescaler must be equal to 1. 3.13 Hardware semaphore (HSEM) The HSEM provides a 16- (32-bit) register based semaphores. The semaphores can be used to ensure synchronization between different processes running on the core. The HSEM provides a non blocking mechanism to lock semaphores in an atomic way. The following functions are provided: • Locking a semaphore can be done in two ways: – 2-step lock: by writing COREID and PROCID to the semaphore, followed by a read check – 1-step lock: by reading the COREID from the semaphore • Interrupt generation when a semaphore is unlocked: Each semaphore may generate an interrupt on one of the interrupt lines. • Semaphore clear protection: A semaphore is only unlocked when COREID and PROCID match. • Global semaphore clear per COREID MSv62605V2 LSI RCC 32 kHz LSE OSC 32.768 kHz LSCO to IWDG OSC_IN OSC_OUT MCO /1 - 16 /32 LSE CSS PLL /P /R /Q /M SYSCLK MSI MSI HSI16 HSI16 HSE32 HSE32 PLLRCLK PLLRCLK LSE LSI SYS clock source control SYSCLK MSI HSI16 AHB3 SHDHPRE /1,2,...,512 HCLK1 HCLK3 APB1 PPRE1 /1,2,4,8,16 to CPU, AHB1, AHB2 to CPU FCLK /8 to CPU system timer APB2 PPRE2 /1,2,4,8,16 PCLK1 PCLK2 to AHB3, Flash, SRAM1, SRAM2 to APB1 TIMx to APB2 TIMx to USART1 to LPTIM1 to LPUART1 to ADC to RTC x1 or x2 x1 or x2 to I2C1 PCLKn SYSCLK HSI16 HSI16 HSI16 PCLKn LSI LSE PLLPCLK SYSCLK PCLKn LSE to APB2 to APB1 to RF SYSCLK MSI to RNG PLLQCLK PLLRCLK OSC32_IN OSC32_OUT LSI LSE LSI LSE HSEPRE /1,2 x N to I2C2 to I2C3 to LPTIM3 to LPTIM2 PCLK3 to APB3 to USART2 HSI16 to SPI2S2 I2S_CKIN HSI16 PLLPCLK PLLQCLK CPU HPRE /1,2,...,512 HSE32 OSC 32 MHz HSE CSS MSI RC 100 kHz - 48 MHz HSI16 RC 16 MHz LSI DAC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
