数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 24 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 24 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 20Page - STMicroelectronics STM32WLE4JC Datasheet HTML 21Page - STMicroelectronics STM32WLE4JC Datasheet HTML 22Page - STMicroelectronics STM32WLE4JC Datasheet HTML 23Page - STMicroelectronics STM32WLE4JC Datasheet HTML 24Page - STMicroelectronics STM32WLE4JC Datasheet HTML 25Page - STMicroelectronics STM32WLE4JC Datasheet HTML 26Page - STMicroelectronics STM32WLE4JC Datasheet HTML 27Page - STMicroelectronics STM32WLE4JC Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 146 page
background image
Functional overview
STM32WLE5/E4xx
24/146
DS13105 Rev 9
VREF-, VREF+
VREF+ is the input reference voltage for ADC and DAC. It is also the output of the
internal voltage reference buffer when enabled.
When VDDA < 2 V, VREF+ must be equal to VDDA.
When VDDA ≥ 2 V, VREF+ must be between 2 V and VDDA.
VREF+ can be grounded when ADC/DAC is not active. The internal voltage reference
buffer supports the following output voltages, configured with VRS bit in the
VREFBUF_CSR register:
–VREF+ around 2.048 V: this requires VDDA ≥ 2.4 V.
–VREF+ around 2.5 V: this requires VDDA ≥ 2.8 V.
During power up and power down, the following power sequence is required:
1.
When VDD < 1 V other power supplies (VDDA) must remain below VDD + 300 mV.
During power down, VDD can temporarily become lower then other supplies only if the
energy provided to the device remains below 1 mJ. This allows external decoupling
capacitors to be discharged with different time constants during this transient phase.
2.
When VDD > 1 V, all other power supplies (VDDA) become independent.
An embedded linear voltage regulator is used to supply the internal digital power VCORE.
VCORE is the power supply for digital peripherals, SRAM1 and SRAM2. The Flash memory
is supplied by VCORE and VDD. VCORE is split in two parts: VDDO part and an interruptible
part VDDI.
Figure 5. Power-up/power-down sequence
Note:
VDD, VDDRF and VDDSMPS must be wired together, so they can follow the same voltage
sequence.
MSv68044V1
0.3
1
VBOR0
3.6
Operating mode
Power-on
Power-down
time
V
VDDA
VDD
Invalid supply area
VDDA < VDD + 300 mV
VDDA independent from VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com