| 数据搜索系统,热门电子元器件搜索 |
|
PCF8536AT 数据表(PDF) 82 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8536AT 数据表(HTML) 82 Page - NXP Semiconductors |
|
82 / 103 page ![]() PCA8530 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved. Product data sheet Rev. 2 — 25 September 2014 82 of 103 NXP Semiconductors PCA8530 Automotive 102 x 4 Chip-On-Glass LCD segment driver 15.2.2 Device synchronization The SYNC0 and SYNC1 lines are provided to maintain the correct synchronization between all cascaded PCA8530. (SYNC1 must not be connected when using an externally supplied VLCD.) This synchronization is guaranteed after the Power-On Reset (POR). SYNC0 and SYNC1 are organized as input/output pins. Both, the internally generated clock frequency or, alternatively, an externally supplied clock signal can be used in cascaded applications. In cascaded applications that use the internal clock, the master PCA8530 with device address A[1:0] = 00 must have the OSC pin connected to VSS1 and the COE bit is set logic 1, so that this device uses its internal clock to generate a clock signal at the CLK pin. (1) Is master (A0 connected to VSS1). (2) Is slave (A0 connected to VDD1). Fig 57. Cascaded configuration with two PCA8530 with internal VLCD and external clock |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |