数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM2434...ALV 数据表(PDF) 208 Page - Texas Instruments

部件名 AM2434...ALV
功能描述  AM243x Sitara™ Microcontrollers
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM2434...ALV 数据表(HTML) 208 Page - Texas Instruments

Back Button AM2434...ALV Datasheet HTML 204Page - Texas Instruments AM2434...ALV Datasheet HTML 205Page - Texas Instruments AM2434...ALV Datasheet HTML 206Page - Texas Instruments AM2434...ALV Datasheet HTML 207Page - Texas Instruments AM2434...ALV Datasheet HTML 208Page - Texas Instruments AM2434...ALV Datasheet HTML 209Page - Texas Instruments AM2434...ALV Datasheet HTML 210Page - Texas Instruments AM2434...ALV Datasheet HTML 211Page - Texas Instruments AM2434...ALV Datasheet HTML 212Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 280 page
background image
7.10.5.12.2.6 UHS–I DDR50 Mode
Table 7-86, Figure 7-74, Table 7-87, and Figure 7-75 present timing requirements and switching characteristics
for MMC1 – UHS-I DDR50 Mode.
Table 7-86. Timing Requirements for MMC1 – UHS-I DDR50 Mode
see Figure 7-74
NO.
MIN
MAX
UNIT
DDR501
tsu(cmdV-clk)
Setup time, MMC1_CMD valid before MMC1_CLK rising edge
2.99
ns
DDR502
th(clk-cmdV)
Hold time, MMC1_CMD valid after MMC1_CLK rising edge
1.91
ns
DDR503
tsu(dV-clk)
Setup time, MMC1_DAT[3:0] valid before MMC1_CLK transition
-0.06
ns
DDR504
th(clk-dV)
Hold time, MMC1_DAT[3:0] valid after MMC1_CLK transition
1.91
ns
MMC[x] CLK
_
MMC[x] CMD
_
MMC[x] DAT3
_
[ :0]
DDR501
DDR502
DDR504
DDR503
DDR503
DDR504
Figure 7-74. MMC1 – UHS-I DDR50 – Receive Mode
Table 7-87. Switching Characteristics for MMC1 – UHS-I DDR50 Mode
see Figure 7-75
NO.
PARAMETER
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC1_CLK
50
MHz
DDR505
tc(clk)
Cycle time, MMC1_CLK
20
ns
DDR506
tw(clkH)
Pulse duration, MMC1_CLK high
9.2
ns
DDR507
tw(clkL)
Pulse duration, MMC1_CLK low
9.2
ns
DDR508
td(clk-cmdV)
Delay time, MMC1_CLK rising edge to MMC1_CMD transition
1.2
13.1
ns
DDR509
td(clk-dV)
Delay time, MMC1_CLK transition to MMC1_DAT[3:0] transition
1.2
6.35
ns
MMC[x] CLK
_
MMC[x] CMD
_
MMC[x] DAT3
_
[ :0]
DDR508
DDR509
DDR509
DDR505
DDR506
DDR507
Figure 7-75. MMC1 – UHS-I DDR50 – Transmit Mode
AM2434, AM2432, AM2431
SPRSP65D – APRIL 2021 – REVISED AUGUST 2022
www.ti.com
208
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com