数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F405 数据表(PDF) 115 Page - STMicroelectronics

部件名 STM32F405
功能描述  Arm® Cortex®-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F405 数据表(HTML) 115 Page - STMicroelectronics

Back Button STM32F405 Datasheet HTML 111Page - STMicroelectronics STM32F405 Datasheet HTML 112Page - STMicroelectronics STM32F405 Datasheet HTML 113Page - STMicroelectronics STM32F405 Datasheet HTML 114Page - STMicroelectronics STM32F405 Datasheet HTML 115Page - STMicroelectronics STM32F405 Datasheet HTML 116Page - STMicroelectronics STM32F405 Datasheet HTML 117Page - STMicroelectronics STM32F405 Datasheet HTML 118Page - STMicroelectronics STM32F405 Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 204 page
background image
DS8626 Rev 9
115/203
STM32F405xx, STM32F407xx
Electrical characteristics
All I/Os are CMOS and TTL compliant (no software configuration required). Their
characteristics cover more than the strict CMOS-technology or TTL parameters.
VHYS
FT, TTa and NRST I/O input
hysteresis
1.7 V VDD 3.6 V
10%VDD(3)
--
V
BOOT0 I/O input hysteresis
1.75 V VDD 3.6 V
-40 °CTA 105 °C
0.1
-
-
1.7 V VDD 3.6 V
0 °CTA 105 °C
Ilkg
I/O input leakage current (4)
VSS VIN VDD
--
±1
µA
I/O FT input leakage current (5)
VIN = 5 V
-
-
3
RPU
Weak pull-up
equivalent
resistor(6)
All pins
except for
PA10 and
PB12
(OTG_FS_ID,
OTG_HS_ID)
VIN = VSS
30
40
50
k
Ω
PA10 and
PB12
(OTG_FS_ID,
OTG_HS_ID)
-7
10
14
RPD
Weak pull-down
equivalent
resistor(7)
All pins
except for
PA10 and
PB12
VIN = VDD
30
40
50
PA10 and
PB12
-7
10
14
CIO(8)
I/O pin
capacitance
-5
-
pF
1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to Table 47: I/O
current injection susceptibility
5. To sustain a voltage higher than VDD + 0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be
higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 47: I/O current injection
susceptibility.
6. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS. This PMOS
contribution to the series resistance is minimum (~10% order)
.
7. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS
contribution to the series resistance is minimum (~10% order)
.
8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization.
Table 48. I/O static characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com