AD9510SLASHPCB datasheet(41/60 Pages) AD

41 / 60 page

AD9510

Rev. A | Page 41 of 60

RESET MODES

The AD9510 has several ways to force the chip into a reset

condition.

Power-On Reset—Start-Up Conditions when VS is

Applied

A power-on reset (POR) is issued when the VS power supply is

turned on. This initializes the chip to the power-on conditions

that are determined by the default register settings. These are

indicated in the default value column of Table 23.

Asynchronous Reset via the FUNCTION Pin

As mentioned in the FUNCTION Pin section, a hard reset,

RESETB: 58h<6:5> = 00b (Default), restores the chip to the

default settings.

Soft Reset via the Serial Port

The serial control port allows a soft reset by writing to

a soft reset. This restores the default values to the internal

registers, except for Register 00h itself.

This bit is not self-clearing. The bit must be written to

00h<5> = 0b in order for the operation of the part to continue.

SINGLE-CHIP SYNCHRONIZATION

SYNCB—Hardware SYNC

The AD9510 clocks can be synchronized to each other at any

time. The outputs of the clocks are forced into a known state

with respect to each other and then allowed to continue

clocking from that state in synchronicity. Before a

synchronization is done, the FUNCTION Pin must be set to

act as the SYNCB: 58h<6:5> = 01b input (58h<6:5> = 01b).

Synchronization is done by forcing the FUNCTION pin low,

creating a SYNCB signal and then releasing it.

See the SYNCB: 58h<6:5> = 01b section for a more detailed

description of what happens when the SYNCB: 58h<6:5> = 01b

signal is issued.

Soft SYNC—Register 58h<2>

A soft SYNC may be issued by means of a bit in Registers 58h<2>.

This soft SYNC works the same as the SYNCB, except that the

polarity is reversed. A 1 written to this bit forces the clock

outputs into a known state with respect to each other. When a 0

is subsequently written to this bit, the clock outputs continue

clocking from that state in synchronicity.

MULTICHIP SYNCHRONIZATION

The AD9510 provides a means of synchronizing two or more

AD9510s. This is not an active synchronization; it requires user

monitoring and action. The arrangement of two AD9510s to be

synchronized is shown in Figure 43.

Synchronization of two or more AD9510s requires a fast clock

and a slow clock. The fast clock can be up to 1 GHz and may be

the clock driving the master AD9510 CLK1 input or one of the

outputs of the master. The fast clock acts as the input to the

distribution section of the slave AD9510 and is connected to its

CLK1 input. The PLL may be used on the master, but the slave

PLL is not used.

The slow clock is the clock that is synchronized across the two

chips. This clock must be no faster than one-fourth of the fast

clock, and no greater than 250 MHz. The slow clock is taken

from one of the outputs of the master AD9510 and acts as the

REFIN (or CLK2) input to the slave AD9510. One of the

outputs of the slave must provide this same frequency back to

the CLK2 (or REFIN) input of the slave.

Multichip synchronization is enabled by writing

the STATUS pin becomes the output for the SYNC signal. A low

signal indicates an in-sync condition, and a high indicates an

out-of-sync condition.

the maximum separation of the slow clock edges that are

considered synchronized. When 58h<1> = 0 (default), the slow

clock edges must be coincident within 1 to 1.5 high speed clock

cycles. If the coincidence of the slow clock edges is closer than

this amount, the SYNC flag stays low. If the coincidence of the

slow clock edges is greater than this amount, the SYNC flag is

set high. When Register 58h<1> = 1b, the amount of

coincidence required is 0.5 fast clock cycles to 1 fast clock

cycles.

Whenever the SYNC flag is set (high) indicating an out-of-sync

condition, a SYNCB signal applied simultaneously at the

FUNCTION pins of both AD9510s brings the slow clocks into

synchronization.

AD9510

MASTER

FAST CLOCK

<1GHz

SLOW CLOCK

<250MHz

AD9510

SLAVE

FAST CLOCK

<1GHz

SLOW

CLOCK

<250MHz

SYNC

DETECT

CLK2

REFIN

OUTY

OUTM

OUTN

FSYNC

STATUS

(SYNC)

FUNCTION

(SYNCB)

FUNCTION

(SYNCB)

SYNCB

CLK1

Figure 43. Multichip Synchronization

AD9510/PCB 数据表(PDF) 41 Page - Analog Devices

AD9510/PCB 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

AD9510/PCB 数据表(PDF) 41 Page - Analog Devices

AD9510/PCB 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载