AD9510SLASHPCB datasheet(45/60 Pages) AD

部件名	AD9510/PCB

功能描述	1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs

PDF	60 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

45 / 60 page

AD9510

Rev. A | Page 45 of 60

CSB

SCLK

SDIO

tHI

tLO

tCLK

tDS

tDH

BI N

BI N + 1

Figure 51. Serial Control Port Timing—Write

Table 22. Serial Control Port Timing

Parameter

Description

tDS

Setup time between data and rising edge of SCLK

tDH

Hold time between data and rising edge of SCLK

tCLK

Period of the clock

Setup time between CSB and SCLK

Hold time between CSB and SCLK

tHI

Minimum period that SCLK should be in a logic high state

tLO

Minimum period that SCLK should be in a logic low state

CSB

CSB TOGGLE INDICATES

CYCLE COMPLETE

16 INSTRUCTION BITS + 8 DATA BITS

COMMUNICATION CYCLE 1

COMMUNICATION CYCLE 2

TIMING DIAGRAM FOR TWO SUCCESSIVE CUMMUNICATION CYCLES. NOTE THAT CSB MUST

BE TOGGLED HIGH AND THEN LOW AT THE COMPLETION OF A COMMUNICATION CYCLE.

tPWH

SCLK

SDIO

Figure 52. Use of CSB to Define Communications Cycle

AD9510/PCB 数据表(PDF) 45 Page - Analog Devices

AD9510/PCB 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载