AD9510SLASHPCB datasheet(57/60 Pages) AD

57 / 60 page

AD9510

Rev. A | Page 57 of 60

APPLICATIONS

USING THE AD9510 OUTPUTS FOR ADC CLOCK

APPLICATIONS

Any high speed analog-to-digital converter (ADC) is extremely

sensitive to the quality of the sampling clock provided by the

user. An ADC can be thought of as a sampling mixer; any noise,

distortion, or timing jitter on the clock is combined with the

desired signal at the A/D output. Clock integrity requirements

scale with the analog input frequency and resolution, with

higher analog input frequency applications at ≥ 14-bit

resolution being the most stringent. The theoretical SNR of an

ADC is limited by the ADC resolution and the jitter on the

sampling clock. Considering an ideal ADC of infinite resolution

where the step size and quantization error can be ignored, the

available SNR can be expressed approximately by

⎥

⎦

⎤

⎢

⎣

⎡

ftj

SNR

2π

log

where f is the highest analog frequency being digitized, and tj is

the rms jitter on the sampling clock. Figure 53 shows the

required sampling clock jitter as a function of the analog

frequency and effective number of bits (ENOB).

120

100

FULL-SCALE SINE WAVE ANALOG INPUT FREQUENCY (MHz)

tj = 50fs

tj = 0.1ps

tj = 1ps

tj = 10ps

tj = 100ps

tj = 1ns

SNR = 20log10

πftj

Figure 53. ENOB and SNR vs. Analog Input Frequency

See Application Notes AN-756 and AN-501 on the ADI website

at www.analog.com.

Many high performance ADCs feature differential clock inputs

to simplify the task of providing the required low jitter clock on

a noisy PCB. (Distributing a single-ended clock on a noisy PCB

can result in coupled noise on the sample clock. Differential

distribution has inherent common-mode rejection, which can

provide superior clock performance in a noisy environment.)

The AD9510 features both LVPECL and LVDS outputs that

provide differential clock outputs, which enable clock solutions

that maximize converter SNR performance. The input

requirements of the ADC (differential or single-ended, logic

level, termination) should be considered when selecting the best

clocking/converter solution.

CMOS CLOCK DISTRIBUTION

The AD9510 provides four clock outputs (OUT4 to OUT7),

which are selectable as either CMOS or LVDS levels. When

selected as CMOS, these outputs provide for driving devices

requiring CMOS level logic at their clock inputs.

Whenever single-ended CMOS clocking is used, some of the

following general guidelines should be followed.

Point-to-point nets should be designed such that a driver has

one receiver only on the net, if possible. This allows for simple

termination schemes and minimizes ringing due to possible

mismatched impedances on the net. Series termination at the

source is generally required to provide transmission line

matching and/or to reduce current transients at the driver. The

value of the resistor is dependent on the board design and

timing requirements (typically 10 Ω to 100 Ω is used). CMOS

outputs are limited in terms of the capacitive load or trace

length that they can drive. Typically, trace lengths less than

3 inches are recommended to preserve signal rise/fall times and

preserve signal integrity.

MICROSTRIP

GND

5pF

60.4

1.0 INCH

CMOS

Figure 54. Series Termination of CMOS Output

Termination at the far end of the PCB trace is a second option.

The CMOS outputs of the AD9510 do not supply enough

current to provide a full voltage swing with a low impedance

resistive, far-end termination, as shown in Figure 55. The

far-end termination network should match the PCB trace

impedance and provide the desired switching point. The

reduced signal swing may still meet receiver input requirements

in some applications. This can be useful when driving long

trace lengths on less critical nets.

OUT4, OUT5, OUT6, OUT7

SELECTED AS CMOS

VPULLUP = 3.3V

CMOS

3pF

100

Figure 55. CMOS Output with Far-End Termination

AD9510/PCB 数据表(PDF) 57 Page - Analog Devices

AD9510/PCB 数据表(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载