数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92F124 数据表(PDF) 131 Page - STMicroelectronics

部件名 ST92F124
功能描述  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
PDF  429 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92F124 数据表(HTML) 131 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 127Page - STMicroelectronics ST92F124 Datasheet HTML 128Page - STMicroelectronics ST92F124 Datasheet HTML 129Page - STMicroelectronics ST92F124 Datasheet HTML 130Page - STMicroelectronics ST92F124 Datasheet HTML 131Page - STMicroelectronics ST92F124 Datasheet HTML 132Page - STMicroelectronics ST92F124 Datasheet HTML 133Page - STMicroelectronics ST92F124 Datasheet HTML 134Page - STMicroelectronics ST92F124 Datasheet HTML 135Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 429 page
background image
131/429
ST92F124/F150/F250 - RESET AND CLOCK CONTROL UNIT (RCCU)
CLOCK MANAGEMENT (Cont’d)
7.3.6 Interrupt Generation
System clock selection modifies the CLKCTL and
CLK_FLAG registers.
The clock control unit generates an external inter-
rupt request (INTD0) in the following conditions:
– when CK_AF and CLOCK2/16 are selected or
deselected as system clock source,
– when the system clock restarts after a hardware
stop (when the STOP MODE feature is availa-
ble on the specific device).
– when the PLL loses the programmed frequency
in which it was locked, and when it re-locks
This interrupt can be masked by resetting the
INT_SEL bit in the CLKCTL register. Note that this
is the only case in the ST9 where an interrupt is
generated with a high to low transition.
Table 27. Summary of Operating Modes using main Crystal Controlled Oscillator
MODE
INTCLK
CPUCLK DIV2 PRS0-2
CSU_CKSEL MX0-1 DX2-0 LPOWFI
WFI_CK
SEL
XT_DIV16
PLL x BY 14
XTAL/2
x (14/D)
INTCLK/
N
1
N-1
1
1 0
D-1
X
X
1
PLL x BY 10
XTAL/2
x (10/D)
INTCLK/
N
1
N-1
1
0 0
D-1
X
X
1
PLL x BY 8
XTAL/2
x (8/D)
INTCLK/
N
1
N-1
1
1 1
D-1
X
X
1
PLL x BY 6
XTAL/2
x (6/D)
INTCLK/
N
1
N-1
1
0 1
D-1
X
X
1
SLOW 1
XTAL/2
INTCLK/
N
1
N-1
X
X
111
X
X
1
SLOW 2
XTAL/32
INTCLK/
N
1N-1
X
X
X
X
X
0
SLOW3
CK_AF
CK_AF/N
X
N-1
X
X
X
X
X
X
WFI
If LPOWFI=0, no changes occur on INTCLK, but CPUCLK is stopped anyway.
LOW POW-
ER WFI 1
XTAL/32
STOP
1
X
X
X
X
1
0
X
LOW POW-
ER WFI 2
CK_AF
STOP
1
X
X
X
X
1
1
X
RESET
XTAL/2
INTCLK
1
0
0
00
111
0
0
1
EXAMPLE
XTAL=4.4
MHz
2.2*10/2
= 11MHz
11MHz
1
0
1
00
001
X
1
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com