ST92F124 datasheet(302/429 Pages) STMICROELECTRONICS

302 / 429 page

302/429

J1850 Byte Level Protocol Decoder (JBLPD)

J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)

10.9.6.4 DMA Management in Transmission

Mode

DMA in transmission is performed when the TRDY

bit of the STATUS register is set (by hardware).

The TRDY bit is reset as soon as the DMA cycle is

finished.

To enable the DMA feature, the TXD_M bit in the

IMR register must be set (by software).

Compared to reception, in transmission each DMA

request performs the transfer of either a single

byte or a couple of bytes depending on the value

of the Transmit Opcode bits (TXOP.OP[2:0]) writ-

ten during the DMA transfer.

The table of values managed by the DMA must be

a sequence of opcode bytes (that will be written in

the TXOP register by the DMA) each one followed

by a data byte (that will be written in the TXDATA

Figure 140).

Each DMA cycle consists of the following transfers

for a total of three/six operations that are per-

formed with minimum use of CPU time:

– A load to the JBLPD Transmit Opcode register

(TXOP) from a location of Register File/Memory

addressed through the DMA Address Register

(or Register pair);

– A post-increment of the DMA Address Register

(or Register pair);

– A post-decrement of the DMA transaction coun-

ter, which contains the number of transactions

that have still to be performed;

and if the Transmit Opcode placed in TXOP re-

quires a datum:

– A load to the peripheral data register (TXDATA)

from a location of Register File/Memory ad-

dressed through the DMA Address Register (or

DATA transfer cycle;

– A post-increment of the DMA Address Register

(or Register pair);

– A post-decrement of the DMA transaction coun-

ter, which contains the number of transactions

that have still to be performed.

Note: When the TEOBP pending bit is set (at the

end of the last DMA transfer), the transmission

DMA enable bit (TXD_M) is automatically reset by

hardware. However, the DMA can be disabled by

software resetting the TXD_M bit.

Note: When using DMA, the TXOP byte is written

before the TXDATA register. This order is accept-

ed by the JBLPD only when the DMA in transmis-

sion is enabled.

Note: The DMA request acknowledge could de-

pend on the priority level stored in the PRLR regis-

ter. In the same way, some time can occur be-

tween the transfer of the first byte and the transfer

of the second one if another interrupt or DMA re-

quest with higher priority occurs.

10.9.6.5 DMA Suspend mode

In the JBLPD it is possible to suspend or not to

suspend the DMA transfer while some J1850 pro-

tocol events occur. The selection between the two

modes is done by programming the DMASUSP bit

of the OPTIONS register.

If the DMASUSP bit is set (DMA suspended

mode), while the ERROR or TLA flag is set, the

DMA transfers are suspended, to allow the user

program to handle the event condition.

If the DMASUSP bit is reset (DMA not suspended

mode), the previous flags have no effect on the

DMA transfers.

ST92F124 数据表(PDF) 302 Page - STMicroelectronics

ST92F124 数据表(HTML) 302 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST92F124 数据表(PDF) 302 Page - STMicroelectronics

ST92F124 数据表(HTML) 302 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载