数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF5083H/5V2/F3 数据表(PDF) 118 Page - NXP Semiconductors

部件名 PCF5083H/5V2/F3
功能描述  GSM signal processing IC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF5083H/5V2/F3 数据表(HTML) 118 Page - NXP Semiconductors

Back Button PCF5083H/5V2/F3 Datasheet HTML 114Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 115Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 116Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 117Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 118Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 119Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 120Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 121Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 122Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 136 page
background image
1996 Oct 29
118
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
Host Interface timing (see Figs 29 and 30)
1
HR/W setup time to HCEN LOW
5
−−
ns
2
HA0 to HA6 setup time to HCEN LOW
5
−−
ns
3a
HD0 to HD7 setup time (HCEN_T)
t13
−−
ns
3b
HD0 to HD7 setup time (HCEN_D)
10
−−
ns
4
HD0 to HD7 hold time after HCEN HIGH
10
−−
ns
5
HR/W hold time after HCEN HIGH
5
−−
ns
6
HA0 to HA6 hold time after HCEN HIGH
10
−−
ns
7a
HCEN pulse width (HCEN_T)
3t13
−−
ns
7b
HCEN pulse width (HCEN_D)
2tdclkout +20
−−
ns
8(9)
DTACK LOW delay time, DSP write cycle
30
ns
9
DTACK HIGH delay time, DSP read cycle; note 3
40
ns
10(10)
DTACK LOW delay time, DSP read cycle
30
ns
11
DTACK LOW to data valid; note 11
35
50
ns
12
DTACK HIGH delay time, DSP read cycle; note 3
40
ns
13a
HD0 to HD7 valid after HCEN LOW (HCEN_T)
−−
3t13
ns
13b
HD0 to HD7 valid after HCEN LOW (HCEN_T)
−−
45
ns
14
HD0 to HD7 3-state after HCEN HIGH
−−
30
ns
RF Device Control Bus timing - Mode 0 (see Fig.31; note 12)
1
RFEN1 to RFEN4 setup time to RFCLK LOW
4t13
ns
2
RFEN1 to RFEN4 hold time after RFCLK HIGH
2t13
ns
3
RFCLK HIGH time
6t13
ns
4
RFCLK LOW time
6t13
ns
5
RFDO setup time to RFCLK HIGH
10t13
ns
6
RFDO hold time after RFCLK HIGH
2t13
ns
7(7)
RFDI setup time to RFCLK HIGH
70
−−
ns
RF Device Control Bus timing - Mode 1 (see Fig.32; note 12)
1
RFEN1 to RFEN4 setup time to RFCLK HIGH
4t13
ns
2
RFEN1 to RFEN4 hold time after RFCLK LOW
2t13
ns
3
RFCLK LOW time
6t13
ns
4
RFCLK HIGH time
6t13
ns
5
RFDO setup time to RFCLK HIGH
4t13
ns
6
RFDO hold time after RFCLK LOW
2t13
ns
7(7)
RFDI setup time to RFCLK LOW
70
−−
ns
NO
PARAMETER
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com