ADIN1100BCPZ-R7 datasheet(25/80 Pages) AD

25 / 80 page

Data Sheet

ADIN1100

HARDWARE CONFIGURATION PINS

analog.com

Rev. B | 25 of 80

Table 19. Transmit Amplitude Selection (Hardware Configuration)

TX2P4_EN

Transmit Amplitude Selection

1.0 V p-p and 2.4 V p-p

1.0 V p-p

If TX2P4_EN is pulled low during power-up, hardware reset, or

software reset, the 2.4 V p-p transmit operating mode is enabled

and the value of B10L_TX_LVL_HI_ABLE is set to 1.

If TX2P4_EN is pulled high during power-up, hardware reset, or

software reset, the 2.4 V p-p transmit operating mode is disabled,

and the value of B10L_TX_LVL_HI_ABLE is set to 0.

The B10L_TX_LVL_HI_ABLE bit reports whether the PHY is capa-

ble of operating in the 10BASE-T1L high transmit voltage mode, as

described in Table 20.

Table 20. B10L_TX_LVL_HI_ABLE Settings

Bit Setting

Description

PHY does not support 10BASE-T1L high voltage (2.4 V p-p)

transmit level operating mode.

PHY supports 10BASE-T1L high voltage (2.4 V p-p) transmit

level operating mode.

MAC Interface Selection

The MAC interface hardware configuration pin signals (MA-

CIF_SELx) are shared with the RX_CLK/RXC and RX_ER signals

and can be configured according to Table 21. The RX_CLK/RXC/

MACIF_SEL0 and RX_ER/MACIF_SEL1 pins have weak internal

pull-down resistors. Thus, by default, the ADIN1100 is configured in

RMII mode. External pull-up/pull-down resistors or host control via

a GPIO must be used to select the RGMII or MII MAC interface

mode.

Table 21. MAC Interface Selection (Hardware Configuration)

MACIF_SEL1

MACIF_SEL0

MAC Interface Selection

RMII

RGMII

Reserved

MII

ADIN1100BCPZ-R7 数据表(PDF) 25 Page - Analog Devices

ADIN1100BCPZ-R7 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载