数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1100BCPZ-R7 数据表(PDF) 9 Page - Analog Devices

部件名 ADIN1100BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1100BCPZ-R7 数据表(HTML) 9 Page - Analog Devices

Back Button ADIN1100BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 80 page
background image
Data Sheet
ADIN1100
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. B | 9 of 80
Figure 4. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic1
PU/PD2
Description
Clock Interface
7
CLK25_REF
N/A
Analog Reference Clock Output. The 25 MHz reference clock from the crystal
oscillator is available on the CLK25_REF pin. This pin can be used as an input
to another PHY. The 25 MHz clock output is briefly disabled (logic low) following
a software reset (25 ms) or a hardware reset (70 ms). See the Reset Operations
section for more details.
8
XTAL_I/CLK_IN
N/A
Input for Crystal (XTAL_I).
Single-Ended 25 MHz Reference Clock or 50 MHz Clock Input for RMII (CLK_IN).
9
XTAL_O
N/A
Crystal Output. If using a single-ended reference clock on XTAL_I/CLK_IN, leave
XTAL_O open circuit. See the External 25 MHz Clock Input for MII and RGMII
Modes section.
Management Interface
25
INT
PU
Management Interface Interrupt Pin Output. Open-drain, active low output. A low
on INT indicates an unmasked management interrupt. This pin requires a 1.5 kΩ
pull-up resistor to VDDIO.
26
MDIO
PU
Management Data Input/Output Synchronous to the MDC Clock. This pin is open-
drain and requires a 1.5 kΩ pull-up resistor to VDDIO.
27
MDC
PD
Management Data Clock Input up to 2.5 MHz.
Reset
5
RESET
PU
Hardware Reset, Active Low Input. Hold low for >10 μs to reset the device. This
pin can be left floating if a hardware reset is not required. See the Hardware Reset
section.
Media Dependent Interface (MDI)
12
TXN
N/A
Transmit Negative Pin.
13
RXN
N/A
Receive Negative Pin.
14
RXP
N/A
Receive Positive Pin.
15
TXP
N/A
Transmit Positive Pin.
MAC Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com