数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1100BCPZ-R7 数据表(PDF) 39 Page - Analog Devices

部件名 ADIN1100BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1100BCPZ-R7 数据表(HTML) 39 Page - Analog Devices

Back Button ADIN1100BCPZ-R7 Datasheet HTML 35Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 36Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 37Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 38Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 39Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 40Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 41Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 42Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 80 page
background image
Data Sheet
ADIN1100
MDIO INTERFACE
analog.com
Rev. B | 39 of 80
CLAUSE 45
The clause 45 registers are made up of four device address
groupings (see Table 33) based on the MDIO manageable device
(MMD). Within each device address space, IEEE standard registers
are located in register addresses between 0x0000 and 0x7FFF and
vendor specific registers are located in register addresses from
0x8000 to 0xFFFF.
This setup allows access to up to 32 PHYs consisting of up to 32
MMDs through a single MDIO interface.
The IEEE Clause 45 MMD register access format is shown in Table
34 and Table 35.
Clause 45 operations differ from Clause 22 operations where a
single frame specifies the register address and data to read or
write. In Clause 45, a first frame is sent to specify the device
address and register address to access. A second frame is then
sent to perform the read or write operation on the selected device
address and register specified in the first frame.
Table 33. Register Groupings
Device Address
MMD Name
0x01
PMA and physical medium dependent (PMD)
0x03
PCS
0x07
Autonegotiation
0x1E
Vendor Specific 1
0x1F
Vendor Specific 2
Table 34. Clause 45 Frame Format
MSB
LSB
D31 to D30
D29 to D28
D27 to D23
D22 to D18
D17 to D16
D15 to D0
ST
OP
PHYADR
DEVAD
TA
Address/data
Table 35. Clause 45 Input Register Decode
Bit
Description
ST
2-bit start of frame (00 for Clause 45)
OP
2-bit operation code
00: address
01: write
11: read
10: read + address
PHYADR
5-bit PHY address
DEVAD
5-bit device address
TA
2-bit turn around field used to avoid contention during a read transition, 2-bit time spacing between register address field and data field
Address/Data
16-bit register address/data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com