数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1100BCPZ-R7 数据表(PDF) 29 Page - Analog Devices

部件名 ADIN1100BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1100BCPZ-R7 数据表(HTML) 29 Page - Analog Devices

Back Button ADIN1100BCPZ-R7 Datasheet HTML 25Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 26Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 27Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 28Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 29Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 30Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 31Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 32Page - Analog Devices ADIN1100BCPZ-R7 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 80 page
background image
Data Sheet
ADIN1100
ON-CHIP DIAGNOSTICS
analog.com
Rev. B | 29 of 80
LOOPBACK MODES
The PHY core provides the following loopback modes:
Physical medium attachment (PMA) loopback
Physical coding sublayer (PCS) loopback
MAC interface loopback
MAC interface remote loopback
These loopback modes test and verify various functional blocks
within the PHY. The use of a frame generator and frame checkers
allows completely self contained in-circuit testing of the digital and
analog data paths within the PHY core.
PMA Loopback
In PMA loopback, the MDI interface must be left open circuit,
thereby transmitting into an unterminated connector or cable. In
this mode, the signal transmitted from the ADIN1100 is echoed
back from the open 10BASE-T1L MDI. This test mode is an imple-
mentation of the PMA local loopback function defined in Subclause
146.5.6 of the IEEE Standard 802.3cg. Remove any cable connect-
ed to the MDI interface to improve the test mode accuracy.
In PMA loopback mode, the device must be configured in forced
link configuration mode (autonegotiation disabled). To enable
PMA loopback, set the 10BASE-T1L PMA loopback enable bit
( B10L_LB_PMA_LOC_EN ) to 1 (see the 10BASE-T1L PMA Con-
trol Register section).
PCS Loopback
PCS loopback mode loops the transmit data back to the receiver
within the PCS block at the input stage of the PHY digital block.
Setting the B10L_LB_PCS_EN bit (B10L_PCS_CNTRL register)
enables PCS loopback.
When the PCS loopback mode is enabled, no signal is transmitted
to the MDI pins.
MAC Interface Loopback
MAC interface loopback mode loops the data received on the MAC
interface transmit data pins (TXD_x signals) back to the receive
data pins (RXD_x signals) and can therefore be used to verify MAC
interface connectivity. Set the MAC_IF_LB_EN bit to 1 (see the
MAC Interface Loopbacks Configuration Register section) to enable
MAC interface loopback.
If the MAC_IF_LB_TX_SUP_EN bit within the same register is set
(enabled by default), the transmission of the signal received on the
MAC interface is not transferred to the ADIN1100 PHY core.
MAC Interface Remote Loopback
MAC interface remote loopback requires a link up with a remote
PHY and enables looping of the data received on the ADIN1100
to the remote PHY. This linking allows a remote PHY to verify a
complete link by ensuring that the PHY receives the proper data.
Set the MAC_IF_REM_LB_EN bit to 1 (see the MAC Interface
Loopbacks Configuration Register) to enable MAC interface remote
loopback.
If the MAC_IF_REM_LB_RX_SUP_EN bit (see the MAC Interface
Loopbacks Configuration Register section) is set (set by default),
the data received by the ADIN1100 from the MDI pins is not
transferred through the MAC interface.
External MII/RMII Loopback
Overview
When configured in external MII/RMII loopback mode, the
ADIN1100 echoes back the data received from a remote PHY. The
external MII/RMII loopback is performed by physically connecting
the MAC transmission signal pins to the MAC reception signal pins.
The wiring configuration required is described in Table 23.
Table 23. External MII/RMII Loopback Wiring
Reception Signals
Transmission Signals
RXD_0
TXD_0
RXD_1
TXD_1
RXD_21/PHYAD_0
TXD_21
RXD_31
TXD_31
RX_DV2/CRS_DV3
TX_EN
RX_ER
TX_ER
1 MII only.
2 MII reference name.
3 RMII reference name.
Software Configuration
For the external RMII loopback, the RMII TXD check enable bit,
RMII_TXD_CHK_EN (see the RMII Configuration Register section),
must be set to 1 so that CRS_DV can be connected to TX_EN.
The external MII loopback does not require any particular register
bits to be set to be enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com