数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAU1361BCPZ-R7 数据表(PDF) 14 Page - Analog Devices

部件名 ADAU1361BCPZ-R7
功能描述  Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAU1361BCPZ-R7 数据表(HTML) 14 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 13Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 14Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 15Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 16Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 17Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 78 page
background image
Data Sheet
ADAU1361
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. E | 14 of 78
Table 10. Pin Function Descriptions (Continued)
Pin No.
Mnemonic
Type1
Description
24
DVDDOUT
PWR
Digital Core Supply Decoupling Point. The digital supply is generated from an on-board regulator and does not
require an external supply. DVDDOUT should be decoupled to DGND with a 100 nF capacitor and a 10 μF capacitor.
25
DGND
PWR
Digital Ground. The AGND and DGND pins can be tied together on a common ground plane. DGND should be
decoupled to DVDDOUT and to IOVDD with 100 nF capacitors and 10 μF capacitors.
26
ADC_SDATA
D_OUT
ADC Serial Output Data.
27
DAC_SDATA
D_IN
DAC Serial Input Data.
28
BCLK
D_IO
Serial Data Port Bit Clock.
29
LRCLK
D_IO
Serial Data Port Frame Clock.
30
ADDR1/CDATA
D_IN
I2C Address Bit 1 (ADDR1).
SPI Data Input (CDATA).
31
SDA/COUT
D_IO
I2C Data (SDA). This pin is a bidirectional open-collector input/output. The line connected to this pin should have a 2
kΩ pull-up resistor.SPI Data Output (COUT). This pin is used for reading back registers and memory locations. It is
three-state when an SPI read is not active.
32
SCL/CCLK
D_IN
I2C Clock (SCL). This pin is always an open-collector input when in I2C control mode. The line connected to this pin
should have a 2 kΩ pull-up resistor.SPI Clock (CCLK). This pin can run continuously or be gated off between SPI
transactions.
EP
Exposed Pad
Exposed Pad. The exposed pad is connected internally to the ADAU1361 grounds. For increased reliability of the
solder joints and maximum thermal capability, it is recommended that the pad be soldered to the ground plane. See
the Exposed Pad PCB Design section for more information.
1 A_IN = analog input, A_OUT = analog output, D_IN = digital input, D_IO = digital input/output, D_OUT = digital output, PWR = power.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com