 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TMP92FD54AI 数据表(PDF) 72 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP92FD54AI 数据表(HTML) 72 Page - Toshiba Semiconductor |
|
|
72 / 84 page  2006-01-27 92FD54AI-72 TMP92FD54AI 5.3 AC Characteristics Read cycle VCC5=4.5 to 5.25V±5%, TA=--40 to 85 degree C No. Parameter Symbol Min Max ＠20MHz ＠16MHz Unit 1 OSC period (X1/X2) tOSC 100 125 100 125 ns 2 System Clock period (=T) tCYC 50 62.5 50 62.5 ns 3 CLK Low Width tCL 0.5×T-15 10 16 ns 4 CLK High Width tCH 0.5×T-15 10 16 ns 5-1 A0 to A23 Valid → D0 to D7 Input ＠0WAIT tAD 2.0×T-50 50 75 ns 5-2 A0 to A23 Valid → D0 to D7 Input ＠1WAIT tAD3 3.0×T-50 100 138 ns 6-1 RD Fall → D0 to D7 Input ＠0WAIT tRD 1.5×T-45 30 49 ns 6-2 RD Fall → D0 to D7 Input ＠1WAIT tRD3 2.5×T-45 80 111 ns 7-1 RD Low Width ＠0WAIT tRR 1.5×T-20 55 74 ns 7-2 RD Low Width ＠1WAIT tRR3 2.5×T-20 105 136 ns 8 A0 to A23 Valid → RD Fall tAR 0.5×T-20 5 11 ns 9 RD Fall → CLK Fall tRK 0.5×T-20 5 11 ns 10 A0 to A23 Valid → D0 to D7 Hold tHA 0 0 0 ns 11 RD Rise → D0 to D7 Hold tHR 0 0 0 ns 12 A0 to A23 Valid → PORT Input tAPR 2.0×T-120 -20 5 ns 13 A0 to A23 Valid → PORT Hold tAPH 2.0×T 100 125 ns 14 WAIT Set-up Time tTK 15 15 15 ns 15 WAIT Hold Time tKT 5 5 5 ns Write cycle VCC5=5.0V±5%, TA=--40 to 85 degree C No. Parameter Symbol Min Max ＠20MHz ＠16MHz Unit 1 OSC period (X1/X2) tOSC 100 125 100 125 ns 2 System Clock period (=T) tCYC 50 62.5 50 62.5 ns 3 CLK Low Width tCL 0.5×T-15 10 16 ns 4 CLK High Width tCH 0.5×T-15 10 16 ns 5-1 D0 to D7 Valid → WR Rise ＠0WAIT tDW 1.25×T-35 28 43 ns 5-2 D0 to D7 Valid → WR Rise ＠1WAIT tDW3 2.25×T-35 78 106 ns 6-1 WR Low Width ＠0WAIT tWW 1.25×T-30 33 48 ns 6-2 WR Low Width ＠1WAIT tWW3 2.25×T-30 83 111 ns 7 A0 to A23 Valid → WR Fall tAW 0.5×T-20 5 11 ns 8 WR Fall → CLK Fall tWK 0.5×T-20 5 11 ns 9 WR Fall → A0 to A23 Hold tWA 0.25×T-5 8 11 ns 10 WR Fall → D0 to D7 Hold tWD 0.25×T-5 8 11 ns 11 A0 to A23 Valid → PORT Output tAPW 2.0×T+70 170 195 ns 12 WAIT Set-up Time tTK 15 15 15 ns 13 WAIT Hold Time tKT 5 5 5 ns 14 RD Rise → D0 to D7 Output tRDO 1.25×T-35 20 26 ns AC Condition ・Output : D0 to D7, A0 to A7, A8 to A15, A16 to A23, RD, WR High 2.0V, Low 0.8V, CL=50pF Others High 2.0V, Low 0.8V, CL=50pF ・Input : D0 to D7 High 2.4V, Low 0.45V, CL=50pF Others High 0.8×VCC5, Low 0.2×VCC5 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
