| 数据搜索系统,热门电子元器件搜索 |
|
ST10F271 数据表(PDF) 153 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271 数据表(HTML) 153 Page - STMicroelectronics |
|
153 / 173 page ![]() ST10F271 Electrical characteristics 153/173 Figure 50. External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE t43 CC ALE fall. edge to RdCS, WrCS (no RW delay) – 5.5 + tA – – 5.5 + tA –ns t44 CC Address float after RdCS, WrCS (with RW delay)1 – 1.5 – 1.5 ns t45 CC Address float after RdCS, WrCS (no RW delay)1 – 14 – TCL + 1.5 ns t46 SR RdCS to Valid Data In (with RW delay) –4 + tC – 2TCL – 21 + tC ns t47 SR RdCS to Valid Data In (no RW delay) –16.5 + tC – 3TCL – 21 + tC ns t48 CC RdCS, WrCS Low Time (with RW delay) 15.5 + tC – 2TCL – 9.5 + tC –ns t49 CC RdCS, WrCS Low Time (no RW delay) 28 + tC – 3TCL – 9.5 + tC –ns t50 CC Data valid to WrCS 10 + tC – 2TCL – 15 + tC –ns t51 SR Data hold after RdCS 0– 0 – ns t52 SR Data float after RdCS1 – 16.5 + tF – 2TCL – 8.5 + tF ns t54 CC Address hold after RdCS, WrCS 6 + tF – 2TCL – 19 + tF –ns t56 CC Data hold after WrCS 6 + tF – 2TCL – 19 + tF –ns Table 77. Multiplexed bus timings (continued) Symbol Parameter FCPU = 40 MHz TCL = 12.5 ns Variable CPU Clock 1/2 TCL = 1 to 64MHz min. max. min. max. Data in Address t38 t10 Read cycle t5 t16 t39 t40 t25 t27 t1 t14 t8 t6 t19 Address t17 t6 t7 t9 t1 t t16 t12 t13 Address t17 t6 t27 ALE CSx A23-A16 (A15-A8) Address/data RD BHE bus (P0) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |