ST10F271 datasheet(45/173 Pages) STMICROELECTRONICS

45 / 173 page

ST10F271

Central processing unit (CPU)

45/173

Central processing unit (CPU)

The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and

dedicated SFRs. Additional hardware has been added for a separate multiply and divide

unit, a bit-mask generator and a barrel shifter.

Most of the ST10F271’s instructions can be executed in one instruction cycle which requires

31.25ns at 64 MHz CPU clock. For example, shift and rotate instructions are processed in

one instruction cycle independent of the number of bits to be shifted.

Multiple-cycle instructions have been optimized: branches are carried out in 2 cycles, 16 x

16-bit multiplication in 5 cycles and a 32/16-bit division in 10 cycles.

The jump cache reduces the execution time of repeatedly performed jumps in a loop, from

2 cycles to 1 cycle.

The CPU uses a bank of 16 word registers to run the current context. This bank of General

Purpose Registers (GPR) is physically stored within the on-chip Internal RAM (IRAM) area.

A Context Pointer (CP) register determines the base address of the active register bank to

be accessed by the CPU.

The number of register banks is only restricted by the available Internal RAM space. For

easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system

stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack

pointer (SP) register.

Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer

value upon each stack access for the detection of a stack overflow or underflow.

Figure 7.

CPU block diagram (MAC Unit not included)

Internal

RAM

2K Byte

General

Purpose

Registers

R15

MDH

MDL

Barrel-Shift

Mul./Div.-HW

Bit-Mask Gen.

ALU

16-Bit

STKOV

STKUN

Exec. Unit

Instr. Ptr

4-Stage

Pipeline

PSW

SYSCON

BUSCON 0

BUSCON 1

BUSCON 2

BUSCON 3

BUSCON 4

ADDRSEL 1

ADDRSEL 2

ADDRSEL 3

ADDRSEL 4

Data Pg. Ptrs

Code Seg. Ptr.

CPU

128K Byte

Flash

memory

Bank

ST10F271 数据表(PDF) 45 Page - STMicroelectronics

ST10F271 数据表(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载