ST10F271 datasheet(34/173 Pages) STMICROELECTRONICS

34 / 173 page

Internal Flash memory

ST10F271

34/173

5.5

Protection strategy

The protection bits are stored in Non Volatile Flash cells inside IFLASH module, that are

read once at reset and stored in 4 Volatile registers. Before they are read from the Non

Volatile cells, all the available protections are forced active during reset.

Table 18.

Flash error register

Bit

Function

ERR

Write Error

This bit is automatically set when an error occurs during a Flash write operation or

when a bad write operation setup is done. Once the error has been discovered

and understood, ERR bit must be software reset.

ERER

Erase Error

This bit is automatically set when an Erase error occurs during a Flash write

operation. This error is due to a real failure of a Flash cell, that can no more be

erased. This kind of error is fatal and the sector where it occurred must be

discarded. This bit has to be software reset.

PGER

Program Error

This bit is automatically set when a Program error occurs during a Flash write

operation. This error is due to a real failure of a Flash cell, that can no more be

programmed. The word where this error occurred must be discarded. This bit has

to be software reset.

10ER

1 over 0 Error

This bit is automatically set when trying to program at 1 bits previously set at 0

(this does not happen when programming the Protection bits). This error is not due

to a failure of the Flash cell, but only flags that the desired data has not been

written. This bit has to be software reset.

SEQER

Sequence Error

This bit is automatically set when the control registers (FCR1H/L-FCR0H/L,

FARH/L, FDR1H/L-FDR0H/L) are not correctly filled to execute a valid Write

Operation. In this case no Write Operation is executed. This bit has to be software

reset.

RESER

Resume Error

This bit is automatically set when a suspended Program or Erase operation is not

resumed correctly due to a protocol error. In this case the suspended operation is

aborted. This bit has to be software reset.

WPF

Write Protection Flag

This bit is automatically set when trying to program or erase in a sector write

protected. In case of multiple Sector Erase, the not protected sectors are erased,

while the protected sectors are not erased and bit WPF is set. This bit has to be

software reset.

FER (0x8 0014h)

FCR

Reset value:

0000h

987

65432

ST10F271 数据表(PDF) 34 Page - STMicroelectronics

ST10F271 数据表(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载