ST10F271 datasheet(51/173 Pages) STMICROELECTRONICS

51 / 173 page

ST10F271

Interrupt system

51/173

Interrupt system

The interrupt response time for internal program execution is from 78ns to 187.5ns at

64 MHz CPU clock.

The ST10F271 architecture supports several mechanisms for fast and flexible response to

service requests that can be generated from various sources (internal or external) to the

microcontroller. Any of these interrupt requests can be serviced by the Interrupt Controller or

by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is

suspended and a branch to the interrupt vector table is performed, just one cycle is ‘stolen’

from the current CPU activity to perform a PEC service. A PEC service implies a single Byte

or Word data transfer between any two memory locations with an additional increment of

either the PEC source or destination pointer. An individual PEC transfer counter is implicitly

decremented for each PEC service except when performing in the continuous transfer

mode. When this counter reaches zero, a standard interrupt is performed to the

corresponding source related vector location. PEC services are very well suited to perform

the transmission or the reception of blocks of data. The ST10F271 has 8 PEC channels,

each of them offers such fast interrupt-driven data transfer capabilities.

An interrupt control register which contains an interrupt request flag, an interrupt enable flag

and an interrupt priority bit-field is dedicated to each existing interrupt source. Thanks to its

related register, each source can be programmed to one of sixteen interrupt priority levels.

Once starting to be processed by the CPU, an interrupt service can only be interrupted by a

higher prioritized service request. For the standard interrupt processing, each of the

possible interrupt sources has a dedicated vector location.

Software interrupts are supported by means of the ‘TRAP’ instruction in combination with an

individual trap (interrupt) number.

Fast external interrupt inputs are provided to service external interrupts with high precision

requirements. These fast interrupt inputs feature programmable edge detection (rising edge,

falling edge or both edges).

Fast external interrupts may also have interrupt sources selected from other peripherals; for

example the CANx controller receive signals (CANx_RxD) and I2C serial clock signal can be

used to interrupt the system.

Table 28 shows all the available ST10F271 interrupt sources and the corresponding

hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Table 28.

Interrupt sources

Source of Interrupt or

PEC Service Request

Request

Flag

Enable

Flag

Interrupt

Vector

Location

Trap

Number

CAPCOM Register 0

CC0IR

CC0IE

CC0INT

00’0040h

10h

CAPCOM Register 1

CC1IR

CC1IE

CC1INT

00’0044h

11h

CAPCOM Register 2

CC2IR

CC2IE

CC2INT

00’0048h

12h

CAPCOM Register 3

CC3IR

CC3IE

CC3INT

00’004Ch

13h

CAPCOM Register 4

CC4IR

CC4IE

CC4INT

00’0050h

14h

CAPCOM Register 5

CC5IR

CC5IE

CC5INT

00’0054h

15h

ST10F271 数据表(PDF) 51 Page - STMicroelectronics

ST10F271 数据表(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载