数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE9113 数据表(PDF) 53 Page - Analog Devices

部件名 ADE9113
功能描述  Isolated, Sigma-Delta ADCs with SPI
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE9113 数据表(HTML) 53 Page - Analog Devices

Back Button ADE9113 Datasheet HTML 47Page - Analog Devices ADE9113 Datasheet HTML 48Page - Analog Devices ADE9113 Datasheet HTML 49Page - Analog Devices ADE9113 Datasheet HTML 50Page - Analog Devices ADE9113 Datasheet HTML 51Page - Analog Devices ADE9113 Datasheet HTML 52Page - Analog Devices ADE9113 Datasheet HTML 53Page - Analog Devices ADE9113 Datasheet HTML 54Page - Analog Devices ADE9113 Datasheet HTML 55Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 53 / 55 page
background image
Data Sheet
ADE9103/ADE9112/ADE9113
REGISTER DETAILS
analog.com
Rev. A | 53 of 55
Table 20. Register Details (Continued)
Addr
Name
Bits Bit Name
Settings Description
Reset Access
5
ISO_PHY_CRC_ERR
ISO PHY Error or Data Link CRC or Error Correcting Code
(ECC) Error Detected. An error was detected on NONISO to ISO
communications. No action necessary unless error repeatedly set.
0x0
R/W1C
4
ISO_EFUSE_MEM_ERR
ISO eFuse Memory Error. An uncorrectable eFuse error occurred
on the ISO die, and the die was automatically reinitialized. No
action necessary unless error repeatedly set.
0x0
R/W1C
3
ISO_DIG_MOD_V2_OVF
ISO Digital Modulator V2 Channel Overflow Detected. The
modulators on the ISO die are automatically reset.
0x0
R/W1C
2
ISO_DIG_MOD_V1_OVF
ISO Digital Modulator V1 Channel Overflow Detected. The
modulators on the ISO die are automatically reset.
0x0
R/W1C
1
ISO_DIG_MOD_I_OVF
ISO Digital Modulator Current Channel Overflow Detected on the
ISO Die. The modulators on the ISO die are automatically reset.
0x0
R/W1C
0
ISO_TEST_MMR_ERR
ISO Die Register Change Detected and Corrected. The watchdog
on the ISO die detected that a register value changed, and the
watchdog automatically corrected the change.
0x0
R/W1C
0x023
COM_FLT_TYPE
[7:3] RESERVED
Reserved.
0x0
R
2
ISO_STATUS_RD_ECC_E
RR
ISO to NONISO Status Read Error Detected. An error was
detected on the transfer of status from the ISO die to NONISO
die. Single bit ECC errors are corrected. This field clears when the
STATUS0 register, COMFLT_ERR bit (Bit ) is written to 1.
0x0
R
1
ISO_PHY_ERR
PHY Error Detected on ISO to NONISO Communications.
An incorrect number of pulses was detected on the ISO
interface. This field clears when the STATUS0 register, Bit 0
(COMFLT_ERR) is written to 1.
0x0
R
0
ISO_ECC_ERR
ECC Error Detected on ISO to NONISO Communications. Note
that only single bit ECC errors are detected, and single bit errors
are also corrected. This field clears when the STATUS0 register,
Bit 0 (COMFLT_ERR) is written to 1.
0x0
R
0x024
COM_FLT_COUNT
[7:0] COM_FLT_COUNT
ECC or PHY Error Count on ISO to NONISO Communications.
This counter clears when the STATUS0 register, Bit 0
(COMFLT_ERR) is written to 1. The counter does not roll over
when it reaches 255.
0x0
R
0x025
CONFIG_CRC
[7:2] RESERVED
Reserved.
0x0
R
1
CRC_DONE
CRC Done Flag. Indicates that CRC recalculation initiated
by a CRC_FORCE has completed. Or, if a scheduled CRC
recalculation has yielded n updated CRC flag, this flag asserts.
0x0
R/W1C
0
CRC_FORCE
Force Background Register Map CRC Recalculation.
Automatically clears when CRC recalculation completes.
0x0
R/W
0x026
I_WAV_HI
[7:0] I_WAV[23:16]
ADC Current Channel Waveform Data.
0x0
R/W
0x027
I_WAV_MD
[7:0] I_WAV[15:8]
ADC Current Channel Waveform Data.
0x0
R/W
0x028
I_WAV_LO
[7:0] I_WAV[7:0]
ADC Current Channel Waveform Data.
0x0
R/W
0x029
V1_WAV_HI
[7:0] V1_WAV[23:16]
ADC V1 Channel Waveform Data.
0x0
R/W
0x02A
V1_WAV_MD
[7:0] V1_WAV[15:8]
ADC V1 Channel Waveform Data.
0x0
R/W
0x02B
V1_WAV_LO
[7:0] V1_WAV[7:0]
ADC V1 Channel Waveform Data.
0x0
R/W
0x02C
V2_WAV_HI
[7:0] V2_WAV[23:16]
ADC V2 Channel Waveform Data. The value of this register is
always 0x0 on the ADE9112.
0x0
R/W
0x02D
V2_WAV_MD
[7:0] V2_WAV[15:8]
ADC V2 Channel Waveform Data. The value of this register is
always 0x0 on the ADE9112.
0x0
R/W
0x02E
V2_WAV_LO
[7:0] V2_WAV[7:0]
ADC V2 Channel Waveform Data. The value of this register is
always 0x0 on the ADE9112.
0x0
R/W
0x075
UNIQUE_PART_ID_5
[7:0] UNIQUE_PART_ID[47:40]
Unique Part ID.
0xX1
R
0x076
UNIQUE_PART_ID_4
[7:0] UNIQUE_PART_ID[39:32]
Unique Part ID.
0xX1
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com