ADE9113 datasheet(10/55 Pages) AD

10 / 55 page

Data Sheet

ADE9103/ADE9112/ADE9113

SPECIFICATIONS

analog.com

Rev. A | 10 of 55

TIMING CHARACTERISTICS

VDD = 3.3 V ± 10%, AGND = 0 V, DGND = 0 V, on-chip reference, XTALIN = 16.384 MHz, and TMIN to TMAX = −40°C to +125°C, unless

otherwise noted.

Table 3. SPI Interface Timing Parameters

Parameter1

Symbol

Min

Max

Unit

CS to SCLK Positive Edge

tSS

SCLK Frequency

fSCLK

20,000

kHz

SCLK Low Pulse Width

tSL

SCLK High Pulse Width

tSH

Data Output Valid After CS Edge

tDAVFB

Subsequent Data Output Valid After SCLK Edge

tDAVSB

Data Input Setup Time Before SCLK Edge

tDSU

Data Input Hold Time After SCLK Edge

tDHD

Data Output Fall Time

tDF

Data Output Rise Time

tDR

SCLK Rise Time

tSR

SCLK Fall Time

tSF

MISO Disable After CS Rising Edge

tDIS

CS High After SCLK Edge

tSFS

CS High Time Between SPI Transactions

tCH

Nonisolated (NONISO) Side

400

Isolated (ISO) Side

10,000

1 Specifications guaranteed by design and characterization and not subject to production test.

Timing Diagrams

Figure 5. SPI Timing, CPOL = 1 and CHPA = 1

Figure 6. Load Circuit for Timing Specifications

ADE9113 数据表(PDF) 10 Page - Analog Devices

ADE9113 数据表(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载