STA382BWSTR datasheet(146/172 Pages) STMICROELECTRONICS

146 / 172 page

STA382BWS

146/172

Doc ID 022784 Rev 1

7.17

EQ soft volume configuration registers (addr 0x37 - 0x38)

The soft volume update has a fixed rate by default. Using register 0x37 and 0x38 it is

possible to override the default behavior, allowing different volume change rates.

It is also possible to independently define the fade-in (volume is increased) and fade-out

(volume is decreased) rates according to the desired behavior.

Table 162.

Soft volume update enable, increase

When SVUPE = 1 the volume-up rate is defined by the SVUP[4:0] bits according to the

following formula:

volume-up rate = 48 / (N + 1) dB/ms

where N is the SVUP[4:0] value.

Table 163.

Soft volume update enable, decrease

When SVDWE = 1 the volume-down rate is defined by the SVDW[4:0] bits according to the

following formula:

volume-down rate = 48 / (N + 1) dB/ms

where N is the SVDW[4:0] value.

Note:

For volume-down rates greater than 6 dB/msec it is recommended to disable the CPWMEN

bit and ZCE bit in order to avoid any audible pop noise.

Reserved

SVUPE

SVUP[4]

SVUP[3]

SVUP[2]

SVUP[1]

SVUP[0]

Reserved

SVDWE

SVDW4]

SVDW[3]

SVDW[2]

SVDW[1]

SVDW[0]

SVUPE

Mode

When volume is increased, use the default rate

When volume is increased, use the rates defined by SVUP[4:0].

SVDWE

Mode

When volume is decreased, use the default rate

When volume is decreased, use the rates defined by SVDW[4:0].

Obsolete

Product(s)

- Obsolete

Product(s)

STA382BWSTR 数据表(PDF) 146 Page - STMicroelectronics

STA382BWSTR 数据表(HTML) 146 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载