数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA382BWSTR 数据表(PDF) 148 Page - STMicroelectronics

部件名 STA382BWSTR
功能描述  Sound Terminal 2.1-channel high-efficiency digital audio system
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA382BWSTR 数据表(HTML) 148 Page - STMicroelectronics

Back Button STA382BWSTR Datasheet HTML 144Page - STMicroelectronics STA382BWSTR Datasheet HTML 145Page - STMicroelectronics STA382BWSTR Datasheet HTML 146Page - STMicroelectronics STA382BWSTR Datasheet HTML 147Page - STMicroelectronics STA382BWSTR Datasheet HTML 148Page - STMicroelectronics STA382BWSTR Datasheet HTML 149Page - STMicroelectronics STA382BWSTR Datasheet HTML 150Page - STMicroelectronics STA382BWSTR Datasheet HTML 151Page - STMicroelectronics STA382BWSTR Datasheet HTML 152Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 172 page
background image
Register description: Sound Terminal compatibility
STA382BWS
148/172
Doc ID 022784 Rev 1
Two different behaviors can be configured by the VRESTG bit.
If VRESTG=’0’ the CxVR contribution will be applied immediately after the corresponding
I2C bits are written.
If VRESTG=’1’ the CxVR bits will be effective on channel volume only after the
corresponding CxVol register or master volume register is written (even to the previous
values).
Table 165.
Extra volume resolution enable
7.19
PLL configuration registers (address 0x41; 0x42; 0x43; 0x44;
0x45; 0X46)
By default the STA382BWS is able to configure the embedded PLL automatically depending
on the MCS bits (reg 0x00). For certain applications and to provide flexibility to the user, a
manual PLL configuration can be used (setting PLL_DIRP to ‘1’).
VRESEN
VRESTG
Mode
0
0
Extra volume resolution disabled
0
1
Extra volume resolution disabled
1
0
Fine volume tuning enabled and applied immediately
11
Fine volume tuning enabled and applied when master or
channel volume is updated
D7
D6
D5
D4
D3
D2
D1
D0
PLL_FRAC[15:8]
00
00
00
0
0
D7
D6
D5
D4
D3
D2
D1
D0
PLL_FRAC[7:0]
00
00
00
0
0
D7
D6
D5
D4
D3
D2
D1
D0
PLL_DITH[1:0]
PLL_NDIV[5:0]
00
00
00
0
0
D7
D6
D5
D4
D3
D2
D1
D0
PLL_DPD
PLL_FCT
PLL_STB
PLL_STBBYP
PLL_IDIV(3:0)
00
00
00
0
0
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
PLL_DIRP
PLL_PWD
PLL_BYP
OSC_PD
Reserved
BOOST32K
00
00
01
0
0
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
Reserved
Reserved
BYPSTATE
PDSTATE
OSCOK
LOWCK
NA
NA
NA
NA
NA
NA
NA
NA
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com