| 数据搜索系统,热门电子元器件搜索 |
|
STA382BWSTR 数据表(PDF) 149 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA382BWSTR 数据表(HTML) 149 Page - STMicroelectronics |
|
149 / 172 page ![]() STA382BWS Register description: Sound Terminal compatibility Doc ID 022784 Rev 1 149/172 The output PLL frequency formula is: where Fin is the input clock frequency from the pad. Table 166. PLL factors PLL parameter Min Max FRAC 0 65535 IDIV 0 3 NDIV 5 55 Table 167. PLL register 0x43 bits Bit R/W RST Name Description 7R/W 0 PLL_DITH(1:0) ‘00’: PLL clock dithering disabled ‘01’: PLL clock dithering enabled (triangular)) ‘10’: PLL clock dithering enabled (rectangular) ‘11’: Reserved 6R/W 0 5R/W 0 NDIV PLL loop divider 4R/W 0 3R/W 0 2R/W 0 1R/W 0 0R/W 0 Table 168. PLL register 0x44 bits Bit R/W RST Name Description 7 R/W 0 PLL_DPD ‘0’: any PLL dividers change is implemented via PLL power-down ‘1’: PLL divider change will happen without PLL power-down 6 R/W 0 PLL_FCT ‘0’: PLL use integer ratio ‘1’: PLL use fractional ratio 5 R/W 0 PLL_STB PLL synchronous divider changes strobe 4 R/W 0 PLL_STBBYP ‘0’: PLL_STB is active ‘1’: PLL_STB control is bypassed 3R/W 0 PLL_IDIV (3:0) Input PLL divider 2R/W 0 1R/W 0 0R/W 0 Fin NDIV () IDIV 1 + () --------------------------- FRAC 65536 ----------------- ⎝⎠ ⎛⎞ + ⎝⎠ ⎛⎞ × Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |