数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 516 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 516 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 512Page - Renesas Technology Corp H8/3028F Datasheet HTML 513Page - Renesas Technology Corp H8/3028F Datasheet HTML 514Page - Renesas Technology Corp H8/3028F Datasheet HTML 515Page - Renesas Technology Corp H8/3028F Datasheet HTML 516Page - Renesas Technology Corp H8/3028F Datasheet HTML 517Page - Renesas Technology Corp H8/3028F Datasheet HTML 518Page - Renesas Technology Corp H8/3028F Datasheet HTML 519Page - Renesas Technology Corp H8/3028F Datasheet HTML 520Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 516 / 923 page
background image
Rev. 2.00, 09/03, page 486 of 890
Transmitting Serial Data (Asynchronous Mode): Figure 13.5 shows a sample flowchart for
transmitting serial data and indicates the procedure to follow.
Yes
Yes
<End>
Clear TE bit to 0 in SCR
Clear DR bit to 0 and set
DDR bit to 1
TEND = 1
No
Output break signal?
No
Read TEND flag in SSR
All data transmitted?
No
TDRE = 1
Yes
No
Read TDRE flag in SSR
(3)
Initialize
(4)
Write transmit data in TDR
and clear TDRE flag to 0 in SSR
(1)
(2)
(3)
(4)
Start transmitting
(1)
(2)
Yes
SCI initialization:
the transmit data output function of the TxD pin is
selected automatically.
SCI status check and transmit data write:
read SSR and check that the TDRE flag is set to 1,
then write transmit data in TDR and clear the TDRE
flag to 0.
To continue transmitting serial data:
after checking that the TDRE flag is 1, indicating that
data can be written, write data in TDR, then clear the
TDRE flag to 0. When the DMAC is activated by a
transmit-data-empty interrupt request (TXI) to write
data in TDR, the TDRE flag is checked and cleared
automatically.
To output a break signal at the end of serial
transmission:
set the DDR bit to 1 and clear the DR bit to 0, then
clear the TE bit to 0 in SCR.
Figure 13.5 Sample Flowchart for Transmitting Serial Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com