H8SLASH3028F datasheet(206/923 Pages) RENESAS

部件名	H8/3028F

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

PDF	923 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

206 / 923 page

Rev. 2.00, 09/03, page 176 of 890

Contention between RTCOR Write and Compare Match: If a compare match occurs in the T3

state of an RTCOR write cycle, writing takes priority and the compare match signal is inhibited.

See figure 6.41.

RTCOR

Compare match signal

N+1

RTCNT

Internal write signal

Address bus

RTCOR address

RTCOR write data

Inhibited

Figure 6.41 Contention between RTCOR Write and Compare Match

RTCNT Operation at Internal Clock Source Switchover: Switching internal clock sources may

cause RTCNT to increment, depending on the switchover timing. Table 6.10 shows the relation

between the time of the switchover (by writing to bits CKS2 to CKS0) and the operation of

RTCNT.

The RTCNT input clock is generated from the internal clock source by detecting the falling edge

of the internal clock. If a switchover is made from a high clock source to a low clock source, as in

case No. 3 in table 6.10, the switchover will be regarded as a falling edge, an RTCNT clock pulse

will be generated, and RTCNT will be incremented.

H8/3028F 数据表(PDF) 206 Page - Renesas Technology Corp