| 数据搜索系统,热门电子元器件搜索 |
|
H8/3028F 数据表(PDF) 220 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F 数据表(HTML) 220 Page - Renesas Technology Corp |
|
220 / 923 page ![]() Rev. 2.00, 09/03, page 190 of 890 7.1.2 Block Diagram Figure 7.1 shows a DMAC block diagram. IMIA0 IMIA1 IMIA2 ADI TXI0 RXI0 DREQ 0 DREQ 1 TEND 0 TEND 1 DEND0A DEND0B DEND1A DEND1B DTCR0A DTCR0B DTCR1A DTCR1B Control logic Data buffer Address buffer Arithmetic-logic unit MAR0A MAR0B MAR1A MAR1B IOAR0A IOAR0B IOAR1A IOAR1B ETCR0A ETCR0B ETCR1A ETCR1B Internal address bus Internal interrupts Interrupt signals Internal data bus Legend DTCR: MAR: IOAR: ETCR: Data transfer control register Memory address register I/O address register Execute transfer count register Channel 0A Channel 0B Channel 1A Channel 1B Channel 0 Channel 1 Figure 7.1 Block Diagram of DMAC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |