SPC560P60L3 datasheet(16/104 Pages) STMICROELECTRONICS

16 / 104 page

Introduction

SPC56xP54x, SPC56xP60x

16/104

Doc ID 18340 Rev 3

allow the appropriate priorities for each source of interrupt request, the priority of each

interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be

supported. The INTC supports the priority ceiling protocol for coherent accesses. By

providing a modifiable priority mask, the priority can be raised temporarily so that all tasks

which share the resource can not preempt each other.

The INTC provides the following features:

●

Unique 9-bit vector for each separate interrupt source

●

8 software triggerable interrupt sources

●

16 priority levels with fixed hardware arbitration within priority levels for each interrupt

source

●

Ability to modify the ISR or task priority.

–

Modifying the priority can be used to implement the Priority Ceiling Protocol for

accessing shared resources.

●

2 external high priority interrupts directly accessing the main core and IOP critical

interrupt mechanism

The INTC module is replicated for each processor.

1.5.7

System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC56xP54/60:

●

Lock detect circuitry continuously monitors lock status

●

Loss of clock (LOC) detection for PLL outputs

●

Programmable output clock divider (

1, 2, 4, 8)

●

Programmable output clock divider (

1, 2, 3 to 256)

●

eTimer module running at the same frequency as the e200z0h core

●

On-chip oscillator with automatic level control

●

Internal 16 MHz RC oscillator for rapid start-up and safe mode

–

Supports frequency trimming by user application

1.5.8

Frequency modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz

input clock. Further, the FMPLL supports programmable frequency modulation of the

system clock. The FMPLL multiplication factor, output clock divider ratio are all software

configurable.

SPC560P60L3 数据表(PDF) 16 Page - STMicroelectronics

SPC560P60L3 数据表(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载