SPC560P60L3 datasheet(24/104 Pages) STMICROELECTRONICS

24 / 104 page

Introduction

SPC56xP54x, SPC56xP60x

24/104

Doc ID 18340 Rev 3

It implements the following features:

●

Double buffered trigger generation unit with up to eight independent triggers generated

from external triggers

●

Trigger generation unit configurable in sequential mode or in triggered mode

●

Each Trigger can be appropriately delayed to compensate the delay of external low

pass filter

●

Double buffered global trigger unit allowing eTimer synchronization and/or ADC

command generation

●

Double buffered ADC command list pointers to minimize ADC-trigger unit update

●

Double buffered ADC conversion command list with up to 24 ADC commands

●

Each trigger has the capability to generate consecutive commands

●

ADC conversion command allows to control ADC channel from each ADC, single or

synchronous sampling, independent result queue selection

1.5.26

Cyclic redundancy check (CRC)

●

3 contexts for the concurrent CRC computation

●

Separate CRC engine for each context

●

Zero-wait states during the CRC computation (pipeline scheme)

●

3 hard-wired polynomials (CRC-8 VDA CAN, CRC-32 ethernet and CRC-16-CCITT)

●

Support for byte/half-word/word width of the input data stream

●

Support for expected and actual CRC comparison

1.5.27

Nexus development interface (NDI)

The NDI block provides real-time development support capabilities for the SPC56xP54/60

Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard.

This development support is supplied for MCUs without requiring external address and data

pins for internal visibility. The NDI block is an integration of several individual Nexus blocks

that are selected to provide the development support interface for this device. The NDI block

interfaces to the host processor and internal buses to provide development support as per

the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes

access to the MCU’s internal memory map and access to the processor’s internal registers

during run time.

SPC560P60L3 数据表(PDF) 24 Page - STMicroelectronics

SPC560P60L3 数据表(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载