数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8904ECS/R 数据表(PDF) 63 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 63 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 59Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 60Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 61Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 62Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 63Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 64Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 65Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 66Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 67Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 188 page
background image
Pre-Production
WM8904
w
PP, Rev 3.3, September 2012
63
The polarity of each ADC output signal can be changed under software control using the
ADCL_DATINV and ADCR_DATINV register bits. The AIFADCL_SRC and AIFADCR_SRC register
bits may be used to select which ADC is used for the left and right digital audio interface data. These
register bits are described in Table 27.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R24 (18h)
Audio
Interface 0
7
AIFADCL_SRC
0
Left Digital Audio interface source
0 = Left ADC data is output on left
channel
1 = Right ADC data is output on left
channel
6
AIFADCR_SRC
1
Right Digital Audio interface source
0 = Left ADC data is output on right
channel
1 = Right ADC data is output on right
channel
R38 (26h)
ADC Digital
0
1
ADCL_DATINV
0
Left ADC Invert
0 = Left ADC output not inverted
1 = Left ADC output inverted
0
ADCR_DATINV
0
Right ADC Invert
0 = Right ADC output not inverted
1 = Right ADC output inverted
Table 27 ADC Routing and Control
The input data source for each DAC can be changed under software control using register bits
AIFDACL_SRC and AIFDACR_SRC. The polarity of each DAC input may also be modified using
register bits DACL_DATINV and DACR_DATINV. These register bits are described in Table 28.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R24 (18h)
Audio
Interface 0
12
DACL_DATINV
0
Left DAC Invert
0 = Left DAC output not inverted
1 = Left DAC output inverted
11
DACR_DATINV
0
Right DAC Invert
0 = Right DAC output not inverted
1 = Right DAC output inverted
5
AIFDACL_SRC
0
Left DAC Data Source Select
0 = Left DAC outputs left interface data
1 = Left DAC outputs right interface data
4
AIFDACR_SRC
1
Right DAC Data Source Select
0 = Right DAC outputs left interface data
1 = Right DAC outputs right interface
data
Table 28 DAC Routing and Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com