数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8904ECS/R 数据表(PDF) 90 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 90 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 86Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 87Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 88Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 89Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 90Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 91Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 92Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 93Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 94Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 188 page
background image
WM8904
Pre-Production
w
PP, Rev 3.3, September 2012
90
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R69 (45h)
DC Servo 2
11:8
DCS_TIMER_PE
RIOD_23 [3:0]
1010
Time between periodic updates for
LINEOUTL/LINEOUTR. Time is
calculated as 0.256s x (2^PERIOD)
0000 = Off
0001 = 0.52s
1010 = 266s (4min 26s)
1111 = 8519s (2hr 22s)
3:0
DCS_TIMER_PE
RIOD_01 [3:0]
1010
Time between periodic updates for
HPOUTL/HPOUTR. Time is calculated
as 0.256s x (2^PERIOD)
0000 = Off
0001 = 0.52s
1010 = 266s (4min 26s)
1111 = 8519s (2hr 22s)
Table 53 DC Servo Active Modes
DC SERVO READBACK
The current DC offset value for each Line and Headphone output channel can be read in two’s
complement format from the DCS_DAC_WR_VAL_n [7:0] bit fields in Registers R73, R74, R75 and
R76. Note that these values may form the basis of settings that are subsequently used by the DC
Servo in DAC Write mode.
DIGITAL AUDIO INTERFACE
The digital audio interface is used for inputting DAC data to the WM8904 and outputting ADC data
from it. The digital audio interface uses four pins:
ADCDAT: ADC data output
DACDAT: DAC data input
LRCLK: Left/Right data alignment clock
BCLK: Bit clock, for synchronisation
The clock signals BCLK and LRCLK can be outputs when the WM8904 operates as a master, or
inputs when it is a slave (see “Master and Slave Mode Operation”, below).
Four different audio data formats are supported:
Left justified
Right justified
I2S
DSP mode
All four of these modes are MSB first. They are described in “Audio Data Formats (Normal Mode)”,
below. Refer to the “Signal Timing Requirements” section for timing information.
Time Division Multiplexing (TDM) is available in all four data format modes. The WM8904 can be
programmed to send and receive data in one of two time slots.
PCM operation is supported using the DSP mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com