 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
WM8904ECS/R 数据表(PDF) 13 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8904ECS/R 数据表(HTML) 13 Page - Wolfson Microelectronics plc |
|
|
13 / 188 page  Pre-Production WM8904 w PP, Rev 3.3, September 2012 13 Differential Stereo Line Record - IN2L+IN3L / IN2R+IN3R pins to ADC output Test conditions: L_MODE = R_MODE = 01b (Differential Line) LIN_VOL = RIN_VOL = 00101b (0dB) Total signal path gain = 0dB PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Line Input Full Scale Signal Level applied to IN2L or IN2R (for ADC 0dBFS output) 1.00 0 2.83 Vrms dBV Vpk-pk IN3L, IN3R input range mV Input Resistance Rin 9 12 k Input Capacitance Cin 10 pF Signal to Noise Ratio SNR A-weighted ADC_OSR128 = 0 ADC_128_OSR_TST_ MODE = 1 ADC_BIASx1P5 = 1 80 dB A-weighted Best performance mode:: ADC_OSR128 = 1 ADC_128_OSR_TST_ MODE = 0 ADC_BIASx1P5 = 0 81 91 Total Harmonic Distortion + Noise THD+N -1dBV input -78 -66 dB Common Mode Rejection Ratio CMRR 1kHz, 100mV pk-pk 60 dB Channel Separation 1kHz signal, -1dBV 85 dB 10kHz signal, -1dBV 80 Channel Level Matching 1kHz signal, -1dBV +/-1 dB Power Supply Rejection Ratio PSRR 217Hz, 100mVpk-pk 55 dB 1kHz, 100mV pk-pk 55 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
