数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8940CGEFL/RV 数据表(PDF) 50 Page - Wolfson Microelectronics plc

部件名 WM8940CGEFL/RV
功能描述  Mono CODEC with Speaker Driver
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8940CGEFL/RV 数据表(HTML) 50 Page - Wolfson Microelectronics plc

Back Button WM8940CGEFL/RV Datasheet HTML 46Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 47Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 48Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 49Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 50Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 51Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 52Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 53Page - Wolfson Microelectronics plc WM8940CGEFL/RV Datasheet HTML 54Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 91 page
background image
WM8940
Production Data
w
PD, Rev 4.3, November 2011
50
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R49
0
VROI
0
VREF (AVDD/2) to analogue output
resistance
0: approx 1k
1: approx 30 k
Table 39 Disabled Outputs to VREF Resistance
A dedicated buffer is available for tying off unused analogue I/O pins as shown in Figure 21. This
buffer can be enabled using the BUFIOEN register bit.
Table 40 summarises the tie-off options for the speaker and mono output pins.
Figure 21 Unused Input/Output Pin Tie-off Buffers
MONOEN/
SPKN/PEN
VROI
OUTPUT CONFIGURATION
0
0
1kΩ tieoff to AVDD/2
0
1
30kΩ tieoff to AVDD/2
1
X
Output enabled (DC level=AVDD/2)
Table 40 Unused Output Pin Tie-off Options
OUTPUT SWITCH
When the device is configured with a 2-wire interface the CSB/GPIO pin can be used as a switch
control input to automatically disable the speaker outputs and enable the mono output. As an
example when a line is plugged into a jack socket. In this mode, enabled by setting GPIOSEL=001,
pin CSB/GPIO switches between mono and speaker outputs (e.g. when pin 12 is connected to a
mechanical switch in the headphone socket to detect plug-in). The GPIOPOL bit reverses the polarity
of the CSB/GPIO input pin.
Note that the speaker outputs and the mono output must be enabled for this function to work (see
Table 41). The CSB/GPIO pin has an internal de-bounce circuit when in this mode in order to
prevent the output enables from toggling multiple times due to input glitches. This de-bounce circuit
is clocked from a slow clock with period 2
21 x MCLK, enabled using the SLOWCLKEN register bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com