WM8940CGEFLSLASHRV datasheet(19/91 Pages) WOLFSON

19 / 91 page

Production Data

WM8940

PD, Rev 4.3, November 2011

Figure 6 Microphone Input PGA Circuit (switch positions shown are for differential mic

input)

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R44

Input Control

AUX2INPPGA

Select AUX amplifier output as input PGA

signal source.

0=AUX not connected to input PGA

1=AUX connected to input PGA amplifier

negative terminal.

MICN2INPPGA 1

Connect MICN to input PGA negative

terminal.

0=MICN not connected to input PGA

1=MICN connected to input PGA amplifier

negative terminal.

MICP2INPPGA

Connect input PGA amplifier positive

terminal to MICP or VMID.

0 = input PGA amplifier positive terminal

connected to VMID

1 = input PGA amplifier positive terminal

connected to MICP through variable resistor

string

Table 2 Input Control

The input PGA is enabled by the IPPGAEN register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

Management 2

INPPGAEN

Input microphone PGA enable

0 = disabled

1 = enabled

Table 3 Input PGA Enable Control

WM8940CGEFL/RV 数据表(PDF) 19 Page - Wolfson Microelectronics plc

WM8940CGEFL/RV 数据表(HTML) 19 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载