WM8940CGEFLSLASHRV datasheet(64/91 Pages) WOLFSON

64 / 91 page

WM8940

Production Data

PD, Rev 4.3, November 2011

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

GPIO

control

MODE_GPIO

Selects MODE as a GPIO pin

0 = MODE is an input. MODE selects 2-

wire mode when low and 3-wire mode

when high.

1 = MODE can be an input or output

under the control of the GPIO control

regardless of what happens on the MODE

pin.

Table 54 Mode is GPIO Control

Auto-incremental writes are supported in 2 wire and 3 wire modes. This is enabled by default.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Control

Interface

AUTOINC

Auto-Incremental write enable

0=Auto-Incremental writes disabled

1=Auto-Incremental writes enabled

Table 55 Control Interface

3-WIRE SERIAL CONTROL MODE

In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on

CSB/GPIO latches in a complete control word consisting of the last 16 bits.

Figure 34 3-Wire Serial Control Interface

READBACK IN 3-WIRE MODE

The following two timing diagrams are also supported.

Figure 35 Alternative 3-Wire Serial Control Timing

WM8940CGEFL/RV 数据表(PDF) 64 Page - Wolfson Microelectronics plc

WM8940CGEFL/RV 数据表(HTML) 64 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载