数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8321 数据表(PDF) 129 Page - Wolfson Microelectronics plc

部件名 WM8321
功能描述  Processor Power Management Subsystem
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8321 数据表(HTML) 129 Page - Wolfson Microelectronics plc

Back Button WM8321 Datasheet HTML 125Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 126Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 127Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 128Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 129Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 130Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 131Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 132Page - Wolfson Microelectronics plc WM8321 Datasheet HTML 133Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 253 page
background image
Production Data
WM8321
w
PD, February 2012, Rev 4.0
129
A summary of the WM8321 Resets is contained in Table 76 .
RESET TYPE
RESET CONDITION
DESCRIPTION
RESPONSE
AUTOMATIC
RECOVERY
System Reset
Power Sequence Failure
DC Converters, LDOs or CLKOUT
circuits have failed to start up within
the permitted time.
See Section 11.3.
Assert RESET
¯¯¯¯¯¯ pin.
Select OFF state.
If the Reset Condition is
VPMIC (LDO12)
undervoltage, then the
WM8321 enters the
BACKUP state.
No
Device overtemperature
An overtemperature condition has
been detected. See Section 26.
No
PVDD undervoltage (1)
PVDD is less than the user-
selectable threshold SYSLO_THR
and SYSLO_ERR_ACT is
configured to select OFF in this
condition. See Section 24.4.
No
PVDD undervoltage (2)
PVDD is less than the SHUTDOWN
voltage. See Section 24.4.
No
Software OFF request
OFF has been commanded by
writing CHIP_ON = 0.
See Section 11.3
No
VPMIC (LDO12)
undervoltage
The WM8321 supply voltage is less
than the System Reset threshold.
See Section 24.4.
No
Device Reset
Watchdog timeout
Watchdog timer has expired and the
selected response is to generate a
Device Reset.
See Section 25.
Assert RESET
¯¯¯¯¯¯ pin.
Shutdown and restart
the WM8321.
Reset Register map
(Note the RTC and
software scratch
registers are not reset.)
Yes
Hardware Reset
The RESET
¯¯¯¯¯¯ pin has been pulled low
by an external source.
See Section 24.2.
Yes
Converter (LDO or DC-
DC) Undervoltage
An undervoltage condition has been
detected and the selected response
is “Shut down system (Device
Reset)” See Section 15.
Yes
Software Reset
Software Reset
Software Reset has been
commanded by writing to Register
0000h. See Section 12.5.
Assert RESET
¯¯¯¯¯¯ pin.
Shutdown and restart
the WM8321.
See Section 24.3 for
configurable options
regarding the Register
Map contents.
Yes
Power On Reset
Power On Reset
The WM8321 supply voltage is less
than the Power-On Reset (POR)
threshold. See Section 24.4.
The WM8321 is in the
NO POWER state.
All register contents are
lost.
No
Table 76 Resets Summary
In the cases where Automatic Recovery is supported (as noted in Table 76 ), the WM8321 will re-start
the WM8321 following the Reset, and return the device to the ON state. The particular Reset
condition which caused the return to the ON state will be indicated in the “ON Source” register - see
Section 11.3.
Note that, if a Watchdog timeout or Converter undervoltage fault persists, a maximum of 6 Device
Resets will be attempted to initiate the start-up sequence. Similarly, a maximum of 6 Software Resets
is permitted. If these limits are exceeded, the WM8321 will remain in the OFF state until the next valid
ON state transition event occurs.
The WM8321 asserts the RESET
¯¯¯¯¯¯ low as soon as the device begins the shutdown sequence. RESET
¯¯¯¯¯¯
is held low for the duration of the shutdown sequence and is held low in the OFF state. In the cases
where Automatic Recovery is supported, RESET
¯¯¯¯¯¯ is automatically cleared (high) after successful
completion of the startup sequence. The duration of the RESET
¯¯¯¯¯¯ low period after the startup sequence
has completed is governed by the RST_DUR register field described in Section 11.7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com